PC8374L datasheet(201/239 Pages) NSC

201 / 239 page

9.0 Legacy Functional Blocks (Continued)

Revision 1.1

201

www.national.com

Figure 39. SP2 Register Bank Architecture

Table 76 shows the main functions of the registers in each bank. Banks 0-3 control both UART and IR modes of operation;

banks 4-7 control and configure the IR modes only.

Table 76. Register Bank Summary

The register maps in this chapter use the following abbreviations for Type:

• R/W = Read/Write

• R = Read from a specific address returns the value of a specific register. Write to the same address is to a different register.

• W = Write

• RO = Read-Only

• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

Bank UART Mode

IR Mode

Main Functions

✓✓

Global Control and Status

✓✓

Legacy Bank

✓✓

Alternative Baud Generator Divisor, Extended Control and Status

✓✓

Module Revision ID and Shadow registers

✓

IR mode setup

✓

IR Control

✓

IR Physical Layer Conﬁguration

✓

CEIR and Optical Transceiver Conﬁguration

BANK 0

BANK 1

BANK 2

BANK 3

BANK 4

BANK 5

BANK 6

BANK 7

Offset 07h

Offset 06h

Offset 05h

Offset 04h

LCR/BSR

Offset 02h

Offset 01h

Offset 00h

Common

Throughout

All Banks

IR Special Banks

(Banks 4-7)

Winbond Electronics Corp. Advanced PC Product Center

PC8374L Datasheet(PDF) 201 Page - National Semiconductor (TI)

PC8374L Datasheet(HTML) 201 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL