Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS47L85 Datasheet(PDF) 175 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 175 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 171Page - Cirrus Logic CS47L85 Datasheet HTML 172Page - Cirrus Logic CS47L85 Datasheet HTML 173Page - Cirrus Logic CS47L85 Datasheet HTML 174Page - Cirrus Logic CS47L85 Datasheet HTML 175Page - Cirrus Logic CS47L85 Datasheet HTML 176Page - Cirrus Logic CS47L85 Datasheet HTML 177Page - Cirrus Logic CS47L85 Datasheet HTML 178Page - Cirrus Logic CS47L85 Datasheet HTML 179Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 175 / 370 page
background image
CS47L85
Rev 4.3
175
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1344
(0540h)
AIF2_BCL
K_Ctrl
7
AIF2_BCLK_INV
0
AIF2 Audio Interface BCLK Invert
0 = AIF2BCLK not inverted
1 = AIF2BCLK inverted
This bit is locked when AIF2 channels are
enabled; it can only be changed when all
AIF2 channels are disabled.
6
AIF2_BCLK_FRC
0
AIF2 Audio Interface BCLK Output Control
0 = Normal
1 = AIF2BCLK always enabled in Master
mode
5
AIF2_BCLK_MST
R
0
AIF2 Audio Interface BCLK Master Select
0 = AIF2BCLK Slave mode
1 = AIF2BCLK Master mode
This bit is locked when AIF2 channels are
enabled; it can only be changed when all
AIF2 channels are disabled.
R1346
(0542h)
AIF2_Rx_
Pin_Ctrl
2
AIF2_LRCLK_IN
V
0
AIF2 Audio Interface LRCLK Invert
0 = AIF2LRCLK not inverted
1 = AIF2LRCLK inverted
This bit is locked when AIF2 channels are
enabled; it can only be changed when all
AIF2 channels are disabled.
1
AIF2_LRCLK_FR
C
0
AIF2 Audio Interface LRCLK Output
Control
0 = Normal
1 = AIF2LRCLK always enabled in Master
mode
0
AIF2_LRCLK_MS
TR
0
AIF2 Audio Interface LRCLK Master
Select
0 = AIF2LRCLK Slave mode
1 = AIF2LRCLK Master mode
This bit is locked when AIF2 channels are
enabled; it can only be changed when all
AIF2 channels are disabled.
Table 38 AIF2 Master / Slave Control
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1408
(0580h)
AIF3_BCL
K_Ctrl
7
AIF3_BCLK_INV
0
AIF3 Audio Interface BCLK Invert
0 = AIF3BCLK not inverted
1 = AIF3BCLK inverted
This bit is locked when AIF3 channels are
enabled; it can only be changed when all
AIF3 channels are disabled.
6
AIF3_BCLK_FRC
0
AIF3 Audio Interface BCLK Output Control
0 = Normal
1 = AIF3BCLK always enabled in Master
mode
5
AIF3_BCLK_MST
R
0
AIF3 Audio Interface BCLK Master Select
0 = AIF3BCLK Slave mode
1 = AIF3BCLK Master mode
This bit is locked when AIF3 channels are
enabled; it can only be changed when all
AIF3 channels are disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com