Electronic Components Datasheet Search
  English  ▼

X  

CS47L85 Datasheet(PDF) 308 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 308 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 304Page - Cirrus Logic CS47L85 Datasheet HTML 305Page - Cirrus Logic CS47L85 Datasheet HTML 306Page - Cirrus Logic CS47L85 Datasheet HTML 307Page - Cirrus Logic CS47L85 Datasheet HTML 308Page - Cirrus Logic CS47L85 Datasheet HTML 309Page - Cirrus Logic CS47L85 Datasheet HTML 310Page - Cirrus Logic CS47L85 Datasheet HTML 311Page - Cirrus Logic CS47L85 Datasheet HTML 312Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 308 / 370 page
background image
CS47L85
308
Rev 4.3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
FLL1_SYNC_DF
SAT
1
FLL1 Synchroniser Bandwidth
0 = Wide bandwidth
1 = Narrow bandwidth
Table 109 FLL1 Register Map
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R401
(0191h)
FLL2_Con
trol_1
0
FLL2_ENA
0
FLL2 Enable
0 = Disabled
1 = Enabled
This should be set as the final step of the FLL2 enable
sequence, i.e., after the other FLL registers have been
configured.
R402
(0192h)
FLL2_Con
trol_2
15
FLL2_CTRL_UP
D
0
FLL2 Control Update
Write ‘1’ to apply the FLL2_N and FLL2_THETA register
settings.
(Only valid when FLL2_ENA=1)
9:0
FLL2_N [9:0]
008h
FLL2 Integer multiply for FREF
(LSB = 1)
If updated while the FLL is enabled, the new value is
only effective when a ‘1’ is written to FLL2_CTRL_UPD.
R403
(0193h)
FLL2_Con
trol_3
15:0
FLL2_THETA
[15:0]
0018h
FLL2 Fractional multiply for FREF
This field sets the numerator (multiply) part of the
FLL2_THETA / FLL2_LAMBDA ratio.
Coded as LSB = 1.
If updated while the FLL is enabled, the new value is
only effective when a ‘1’ is written to FLL2_CTRL_UPD.
R404
(0194h)
FLL2_Con
trol_4
15:0
FLL2_LAMBDA
[15:0]
007Dh
FLL2 Fractional multiply for FREF
This field sets the denominator (dividing) part of the
FLL2_THETA / FLL2_LAMBDA ratio.
Coded as LSB = 1.
R405
(0195h)
FLL2_Con
trol_5
11:8
FLL2_FRATIO
[3:0]
0h
FLL2 FVCO clock divider
0h = 1
1h = 2
2h = 3
3h = 4
…
Fh = 16
R406
(0196h)
FLL2_Con
trol_6
7:6
FLL2_REFCLK_
DIV [1:0]
00
FLL2 Clock Reference Divider
00 = 1
01 = 2
10 = 4
11 = 8
MCLK (or other input reference) must be divided down
to <=13.5MHz.
For lower power operation, the reference clock can be
divided down further if desired.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com