Electronic Components Datasheet Search
  English  ▼

X  

AD7380 Datasheet(PDF) 32 Page - Analog Devices

Part # AD7380
Description  Pseudo Differential Input, Quad, 4 MSPS Simultaneous Sampling, 16-Bit/14-Bit, SAR ADC
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7380 Datasheet(HTML) 32 Page - Analog Devices

Back Button AD7380 Datasheet HTML 25Page - Analog Devices AD7380 Datasheet HTML 26Page - Analog Devices AD7380 Datasheet HTML 27Page - Analog Devices AD7380 Datasheet HTML 28Page - Analog Devices AD7380 Datasheet HTML 29Page - Analog Devices AD7380 Datasheet HTML 30Page - Analog Devices AD7380 Datasheet HTML 31Page - Analog Devices AD7380 Datasheet HTML 32Page - Analog Devices AD7380 Datasheet HTML 33Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 32 / 33 page
background image
Data Sheet
AD7383-4/AD7384-4
REGISTERS
analog.com
Rev. 0 | 32 of 33
Table 22. Bit Descriptions for ALERT_LOW_THRESHOLD Register
Bits
Bit Name
Descriptions
Reset
Access
[15:12]
ADDRESSING
Addressing. Bits[15:12] define the address of the relevant register. See the Addressing Registers section for
further details.
0x0
R/W
[11:0]
ALERT_LOW
Alert Low. Bits[11:0] from ALERT_LOW move to the MSBs of the internal alert low register, D[15:4]. The remaining
bits, D[3:0] of the internal register are fixed at 0x0. Sets an alert when the converter result is below the
value in the ALERT_LOW_THRESHOLD register, and the alert is disabled when it is above the value in the
ALERT_LOW_THRESHOLD register.
0x800
R/W
ALERT_HIGH_THRESHOLD REGISTER
Address: 0x5, Reset: 0x07FF, Name: ALERT_HIGH_THRESHOLD
Table 23. Bit Descriptions for ALERT_HIGH_THRESHOLD Register
Bits
Bit Name
Description
Reset
Access
[15:12]
ADDRESSING
Addressing. Bits [15:12] define the address of the relevant register. See the Addressing Registers Section for
further details.
0x0
R/W
[11:0]
ALERT_HIGH
Alert High. Bits D[11:0] from ALERT_HIGH move to the MSBs of the internal alert high register, D[15:4]. The
remaining bits, D[3:0] of the internal are fixed at 0xF. Sets an alert when the converter result is above the
value in the ALERT_HIGH_THRESHOLD register, and the alert is disabled when it is below the value in the
ALERT_HIGH_THRESHOLD register.
0xFFF
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com