| Electronic Components Datasheet Search |
|
TMPR4925 Datasheet(PDF) 473 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4925 Datasheet(HTML) 473 Page - Toshiba Semiconductor |
|
473 / 590 page ![]() Chapter 15 Interrupt Controller 15-23 15.4.13 Interrupt Edge Detection Clear Register (IREDC) 0xF660 31 25 24 23 20 19 16 Reserved : Type : Initial value 15 9 8 74 30 Reserved EDCE0 Reserved EDCS0 R/W1C R/W : Type 0 0000 : Initial value Bits Mnemonic Field Name Explanation 31:9 Reserved 8EDCE0 Edge Detection Clear Enable 0 Edge Detection Clear Enable 0 (Initial value: 0, R/W1C) Clears edge detection of interrupts specified by the EDCS0 field. 0: Does not clear. 1: Clears. Value always becomes “0” when this bit is read. 7:4 Reserved 3:0 EDCS0 Edge Detection Clear Source 0 Edge Detection Clear Source 0 (Initial value: 0x0, R/W1C) These bits specify the interrupt source to be cleared. 1111: (Reserved) 1110: (Reserved) 1101: (Reserved) 1100: (Reserved) 1011: (Reserved) 1010: (Reserved) 1001: External INT[7] interrupt 1000: External INT[6] interrupt 0111: External INT[5] interrupt 0110: External INT[4] interrupt 0101: External INT[3] interrupt 0100: External INT[2] interrupt 0011: External INT[1] interrupt 0010: External INT[0] interrupt 0001: (Reserved) 0000: (Reserved) Figure 15.4.13 Interrupt Status Control Register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |