Electronic Components Datasheet Search
  English  ▼

X  

TMPR4925 Datasheet(PDF) 193 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 193 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 189Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 190Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 191Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 192Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 193Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 194Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 195Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 196Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 197Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 590 page
background image
Chapter 8 DMA Controller
8-23
Bit
Mnemonic
Field Name
Description
6:3
FIFUM[3:0]
FIFO Use Enable
[3:0]
FIFO Use Enable [3:0] (Initial value: 0x0, R/W)
Each channel specifies whether to use 8 -word FIFO in Dual Address transfer.
FIFUM[n] corresponds to channel n.
Refer to “8.3.8.2 Burst Transfer During Dual Address Transfer” for more information.
2
Reserved
1
RRPT
Round Robin
Priority
Round Robin Priority (Initial value: 0, R/W)
Specifies the method for determining priority among channels.
1: Round Robin method. Priority of the last channel used is the lowest, and the next
previous channel has the next lowest priority. Round robin is in the order Channel
0 > Channel 1 > Channel > Channel 3.
0: Fixed Priority. Priority is fixed in the order Channel 0 > Channel 1 > Channel 2 >
Channel 3.
0
MSTEN
Master Enable
Master Enable (Initial value: 0, R/W)
This bit enables the DMA Controller.
1: Enable
0: Disable
Note: If the entire DMA Controller is disabled, then all internal logic including the Bus
Interface Logic and State Machine are reset.
Figure 8.4.1 DMA Master Control Register (2/2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com