Electronic Components Datasheet Search
  English  ▼

X  

DSP56857E Datasheet(PDF) 22 Page - Freescale Semiconductor, Inc

Part # DSP56857E
Description  16-bit Digital Signal Controllers
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857E Datasheet(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button DSP56857E Datasheet HTML 18Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 19Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 20Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 21Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 22Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 23Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 24Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 25Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 53 page
background image
56857 Technical Data, Rev. 6
22
Freescale Semiconductor
Table 4-1 Absolute Maximum Ratings
Characteristic
Symbol
Min
Max
Unit
Supply voltage, core
VDD1
1. VDD must not exceed VDDIO
VSS – 0.3
VSS + 2.0
V
Supply voltage, IO
Supply voltage, analog
VDDIO2
VDDIO2
2. VDDIO and VDDA must not differ by more that 0.5V
VSSIO – 0.3
VSSA – 0.3
VSSIO + 4.0
VDDA + 4.0
V
Digital input voltages
Analog input voltages (XTAL, EXTAL)
VIN
VINA
VSSIO – 0.3
VSSA – 0.3
VSSIO + 5.5
VDDA + 0.3
V
Current drain per pin excluding VDD, GND
I
—
8
mA
Junction temperature
TJ
-40
120
°C
Storage temperature range
TSTG
-55
150
°C
Table 4-2 Recommended Operating Conditions
Characteristic
Symbol
Min
Max
Unit
Supply voltage for Logic Power
VDD
1.62
1.98
V
Supply voltage for I/O Power
VDDIO
3.0
3.6
V
Supply voltage for Analog Power
VDDA
3.0
3.6
V
Ambient operating temperature
TA
-40
85
°C
PLL clock frequency1
1. Assumes clock source is direct clock to EXTAL or crystal oscillator running 2-4MHz. PLL must be enabled, locked, and
selected. The actual frequency depends on the source clock frequency and programming of the CGM module.
fpll
—240
MHz
Operating Frequency2
2. Master clock is derived from on of the following four sources:
fclk = fxtal when the source clock is the direct clock to EXTAL
fclk = fpll when PLL is selected
fclk = fosc when the source clock is the crystal oscillator and PLL is not selected
fclk = fextal when the source clock is the direct clock to EXTAL and PLL is not selected
fop
—120
MHz
Frequency of peripheral bus
fipb
—60
MHz
Frequency of external clock
fclk
—240
MHz
Frequency of oscillator
fosc
24
MHz
Frequency of clock via XTAL
fxtal
—240
MHz
Frequency of clock via EXTAL
fextal
24
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com