| Electronic Components Datasheet Search |
|
DSP56857E Datasheet(PDF) 9 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857E Datasheet(HTML) 9 Page - Freescale Semiconductor, Inc |
|
9 / 53 page ![]() Introduction 56857 Technical Data, Rev. 6 Freescale Semiconductor 9 Part 3 Signals and Package Information All digital inputs have a weak internal pull-up circuit associated with them. These pull-up circuits are enabled by default. Exceptions: 1. When a pin has GPIO functionality, the pull-up may be disabled under software control. 2. MODE A, MODE B, and MODE C pins have no pull-up. 3. TCK has a weak pull-down circuit always active. 4. Bidirectional I/O pullups automatically disable when the output is enabled. This table is presented consistently with the Signals Identified by Functional Group figure. 1. BOLD entries in the Type column represents the state of the pin just out of reset. 2. Output(Z) means an output in a High-Z condition. Table 3-1 56857 Signal and Package Information for the 100-pin LQFP Pin No. Signal Name Type Description 8VDD VDD Power (VDD)—These pins provide power to the internal structures of the chip, and should all be attached to VDD. 25 VDD 36 VDD 50 VDD 59 VDD 60 VDD 76 VDD 87 VDD 9VSS VSS Ground (VSS)—These pins provide grounding for the internal structures of the chip and should all be attached to VSS. 37 VSS 38 VSS 61 VSS 88 VSS |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |