| Electronic Components Datasheet Search |
|
DSP56857E Datasheet(PDF) 41 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857E Datasheet(HTML) 41 Page - Freescale Semiconductor, Inc |
|
41 / 53 page ![]() Serial Communication Interface (SCI) Timing 56857 Technical Data, Rev. 6 Freescale Semiconductor 41 Figure 4-27 Slave Mode Clock Timing 4.11 Serial Communication Interface (SCI) Timing Table 4-13 SCI Timing4 Operating Conditions: VSS = VSSIO = VSSA = 0 V, VDD = 1.62-1.98V, VDDIO = VDDA = 3.0–3.6V, TA = –40° to +120°C, CL ≤ 50pF, fop = 120MHz Characteristic Symbol Min Max Unit Baud Rate1 1. fMAX is the frequency of operation of the system clock in MHz. BR — (fMAX)/(32) Mbps RXD2 Pulse Width 2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1. RXDPW 0.965/BR 1.04/BR ns TXD3 Pulse Width 3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1. 4. Parameters listed are guaranteed by design. TXDPW 0.965/BR 1.04/BR ns tTHS tTSS tHS tSS tRFSWLS tRFSWHS tRFBLS tRFSBHS tTXHIS tTXNVS tFTXVS tTXVS tFTXES tTXES tTFSWLS tTFSWHS tTFSBLS tTFSBHS tSCKL tSCKW tSCKH First Bit Last Bit SCK input SC2 (bl) input SC2 (wl) input STD SC0 input SC1 (bl) input SC1 (wl) input SRD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |