Electronic Components Datasheet Search
  English  ▼

X  

DSP56857E Datasheet(PDF) 24 Page - Freescale Semiconductor, Inc

Part # DSP56857E
Description  16-bit Digital Signal Controllers
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857E Datasheet(HTML) 24 Page - Freescale Semiconductor, Inc

Back Button DSP56857E Datasheet HTML 20Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 21Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 22Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 23Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 24Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 25Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 26Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 27Page - Freescale Semiconductor, Inc DSP56857E Datasheet HTML 28Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 53 page
background image
56857 Technical Data, Rev. 6
24
Freescale Semiconductor
Figure 4-1 Maximum Run IDDTOTAL vs. Frequency (see Notes 1. and 5. in Table 4-4)
VDDIO supply current (I/O circuity)
Run5
Deep Stop2
IDDIO
—40
0
50
1.5
mA
mA
VDDA supply current (analog circuity)
Deep Stop2
IDDA
—60
120
μA
Low Voltage Interrupt6
VEI
—
2.5
2.85
V
Low Voltage Interrupt Recovery Hysteresis
VEIH
—50
—
mV
Power on Reset7
POR
—
1.5
2.0
V
Note:
Run (operating) IDD measured using external square wave clock source (fosc = 4MHz) into XTAL. All inputs 0.2V from rail;
no DC loads; outputs unloaded. All ports configured as inputs; measured with all modules enabled. PLL set to 240MHz out.
1.
Running Core, performing 50% NOP and 50% FIR. Clock at 120 MHz.
2.
Deep Stop Mode - Operation frequency = 4 MHz, PLL set to 4 MHz, crystal oscillator and time of day module operating.
3.
Light Stop Mode - Operation frequency = 120 MHz, PLL set to 240 MHz, crystal oscillator and time of day module operating.
4.
IDD includes current for core logic, internal memories, and all internal peripheral logic circuitry.
5.
Running core and performing external memory access. Clock at 120 MHz.
6.
When VDD drops below VEI max value, an interrupt is generated.
7.
Power-on reset occurs whenever the digital supply drops below 1.8V. While power is ramping up, this signal remains active
for as long as the internal 2.5V is below 1.8V no matter how long the ramp up rate is. The internally regulated voltage is typically
100 mV less than VDD during ramp up until 2.5V is reached, at which time it self-regulates.
Table 4-4 DC Electrical Characteristics (Continued)
Operating Conditions: VSS = VSSIO = VSSA = 0 V, VDD = 1.62-1.98V, VDDIO = VDDA = 3.0–3.6V, TA = –40° to +120°C, CL ≤ 50pF, fop = 120MHz
Characteristic
Symbol
Min
Typ
Max
Unit
0
30
60
120
150
20
40
60
80
100
120
90
EMI Mode5
MAC Mode1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com