Electronic Components Datasheet Search
  English  ▼

X  

33389 Datasheet(PDF) 36 Page - Freescale Semiconductor, Inc

Part # 33389
Description  System Basis Chip with Low Speed Fault Tolerant CAN
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33389 Datasheet(HTML) 36 Page - Freescale Semiconductor, Inc

Back Button 33389 Datasheet HTML 32Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 33Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 34Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 35Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 36Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 37Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 38Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 39Page - Freescale Semiconductor, Inc 33389 Datasheet HTML 40Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 49 page
background image
Analog Integrated Circuit Device Data
36
Freescale Semiconductor
33389
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
This register is used to select the window watchdog time period. Open window of the selected period is only the second half
of the selected period.
This register is used to monitor the ground shift of the vehicle network.
Table 23. CYTCR Bit Definition
CYTCR2
CYTCR1
CYTCR0
Comments
t(ms) Typical
0
0
0
Timer ON, t1 (Default)
32
0
0
1
Timer ON, t2
64
0
1
0
Timer ON, t3
128
0
1
1
Timer ON, t4
256
1
0
0
Timer ON, t5
512
1
0
1
Timer ON, t6
1024
1
1
0
Timer ON, t7
2048
1
1
1
Timer ON, t8
8192
Note: A reset of the register occurs when RST = Low.
Table 24. Software Watchdog Control Register (SWCR)
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SWCR
$009
R
SWCR2
SWCR1
SWCR0
W
RESET
—
—
—
—
—
0
0
0
Table 25. SWCR Bit Definition
SWCR2
SWCR1
SWCR0
Comments
t(ms) Typical
0
0
0
Timer ON, t1 (Default)
5
0
0
1
Timer ON, t2
10
0
1
0
Timer ON, t3
20
0
1
1
Timer ON, t4
33
1
0
0
Timer ON, t5
50
1
0
1
Timer ON, t6
75
1
1
0
Timer ON, t7
100
1
1
1
Timer ON, t8
200
Note: The software watchdog is only running in Normal and Stand-by modes. A reset of this register occurs when RST = Low.
Table 26. Ground Shift Level Register (GSLR)
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
GSLR
$00A
R
TXDOM
SHIFT
GSLR1
GSLR0
W
RESET
—
—
—
—
—
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com