| Electronic Components Datasheet Search |
|
PM3351-SW Datasheet(PDF) 35 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM3351-SW Datasheet(HTML) 35 Page - PMC-Sierra, Inc |
|
35 / 268 page ![]() PM3351 ELAN 1X100 DATA SHEET PMC-970113 ISSUE 3 SINGLE PORT FAST ETHERNET SWITCH PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 29 150 ns EEPROM/EPROM AC Timing Parameter Description MIN Typ MAX Units tCKP MCLK period 20 ns tMAOD Max MADDR[17:0] delay from SYSCLK (read, first cycle) 21 ns tCEW Min MCS*[3:0] pulse width 190 ns tOEW Min MRD* pulse width 190 ns tMDIS Min MDATA[31:0] setup to SYSCLK (read, 11th cycle) 10 ns tRDH Min MDATA[31:0] hold from MRD* rise (read, 12th cycle) (by design, data is latched internally in the cycle before the rise of MRD*) 0 ns tWAW Min MADDR[17:0] setup to MWE*[3:0] rise 190 ns tWAH Min MADDR[17:0] hold from MWE*[3:0] rise 40 ns tWP Min MWE*[3:0] pulse width (write, second cycle) 190 ns tWDS Min MDATA[31:0] setup to MWE*[3:0] rise 180 ns tWDH Min MDATA[31:0] hold to MWE*[3:0] rise 15 ns EEPROM/EPROM WRITE CYCLE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 TW A W TW P TW D S TC E W TM A O D TW A H TW D H 0ns 100n s 200n s 3 0 SYSC L K MC L K M W E * [3 :0 ] M C S * [3 :0 ] M RD* A DDR[ 1 7 : 0 ] M D A T A [ 31: 0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |