| Electronic Components Datasheet Search |
|
TMPR4956C Datasheet(PDF) 123 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4956C Datasheet(HTML) 123 Page - Toshiba Semiconductor |
|
123 / 286 page ![]() Chapter 5 Cache Organization 5-11 5.10.1 Cache Write Policy The processor manages its data cache by using a write-back and a write-through policy. A write-back stores write data into the cache, instead of writing it directly to memory. Some time later this data is independently written into memory. In the processor implementation, a modified cache line is not written back to memory until the cache line is to be replaced either in the course of satisfying a cache miss, or during the execution of a write-back CACHE instruction. When the processor writes a cache line back to memory, it does not ordinarily retain a copy of the cache line, and the state of the cache line is changed to invalid. A write-through is written simultaneously to cache and memory. Selection of a write policy is done by the K0 bit in the Config register (Reg#16) for the kseg0 segment. For the other segments, selection of a write policy is done by the C bits in each TLB entry. 5.10.2 Data Cache Line Replacement Since the data cache uses a write-back and a write-through methodology, a cache line load is issued to main memory on a load or store miss, as described below. After the data from memory is written to the data cache, the pipeline resumes execution. The processor does not support “Critical Data Word First”. Always it transfer the data of first address. The data cache miss penalties, in number of CPUCLK cycles, are given in Table 5.10.2. Table 5.10.2 Data Cache Miss Penalty Cycle Count Number of CPUCLK Cycles Action 1 Stall the DC stage. 1 Transfer address to the write buffer and wait for the pipeline start signal 1-2 Transfer address to the internal SysAD bus on the GBUSCLK. 2 Transfer to the external SysAD bus. M Time needed to access memory, measured in CPUCLK cycles. 4 Transfer the cache line form memory to the SysAD bus. 2 Transfer the cache line from the external bus to the internal bus. 0 Restart the DC stage. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |