Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMPR4956C Datasheet(PDF) 258 Page - Toshiba Semiconductor

Part # TMPR4956C
Description  64-Bit TX System RISC TX49 Family
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 258 Page - Toshiba Semiconductor

Back Button TMPR4956C Datasheet HTML 254Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 255Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 256Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 257Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 258Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 259Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 260Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 261Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 262Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 258 / 286 page
background image
Chapter 15 CPU Instruction Set Summary
15-6
15.3.6
Coprocessor Instructions (Table 15.3.6)
Coprocessor instructions invoke coprocessor operations. The format of these instructions depends on
which coprocessor is used.
Table 15.3.6 CPU Instruction Set: Coprocessor Instructions
Instruction
Description
Note
LWCz
Load Word to Coprocessor z (z
= 1, 2)
MIPS I
SWCz
Store Word from Coprocessor z (z
= 1, 2)
MIPS I
MTCz
Move To Coprocessor z (z
= 1, 2)
MIPS I
MFCz
Move From Coprocessor z (z
= 1, 2)
MIPS I
CTCz
Move Control To Coprocessor z (z
= 1, 2)
MIPS I
CFCz
Move Control From Coprocessor z (z
= 1, 2)
MIPS I
COPz
Coprocessor Operation z (z
= 1, 2)
MIPS I
BCzT
Branch on Coprocessor z True (z
= 0, 1, 2)
MIPS I
BCzF
Branch on Coprocessor z False (z
= 0, 1, 2)
MIPS I
BCzTL
Branch on Coprocessor z True Likely (z
= 0, 1, 2)
MIPS II
BCzFL
Branch on Coprocessor z False Likely (z
= 0, 1, 2)
MIPS II
LDCz
Load Double Coprocessor z (z
= 1, 2)
MIPS III
SDCz
Store Double Coprocessor z (z
= 1, 2)
MIPS III
DMTCz
Doubleword Move To Coprocessor z (z
= 1, 2)
MIPS III
DMFCz
Doubleword Move From Coprocessor z (z
= 1, 2)
MIPS III
15.3.7
CP0 Instructions (Table 15.3.7)
Coprocessor 0 instructions are used for operations involving the system control coprocessor (CP0)
registers, processor memory management and exception handling.
Table 15.3.7 Instruction Set: CP0 Instructions
Instruction
Description
Note
MTC0
Move To CP0
MIPS I
MFC0
Move From CP0
MIPS I
DMTC0
Doubleword Move To CP0
MIPS III
DMFC0
Doubleword Move From CP0
MIPS III
TLBR
Read Indexed TLB Entry
TLBWI
Write Indexed TLB Entry
TLBWR
Write Random TLB Entry
TLBP
Probe TLB for Matching Entry
CACHE
Cache
MIPS III
ERET
Exception Return
MIPS III
WAIT
Enter power management mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com