Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ACT88320 Datasheet(PDF) 17 Page - Qorvo, Inc

Part # ACT88320
Description  Advanced PMU with Inrush Control and Bypass Switch
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QORVO [Qorvo, Inc]
Direct Link  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT88320 Datasheet(HTML) 17 Page - Qorvo, Inc

Back Button ACT88320 Datasheet HTML 13Page - Qorvo, Inc ACT88320 Datasheet HTML 14Page - Qorvo, Inc ACT88320 Datasheet HTML 15Page - Qorvo, Inc ACT88320 Datasheet HTML 16Page - Qorvo, Inc ACT88320 Datasheet HTML 17Page - Qorvo, Inc ACT88320 Datasheet HTML 18Page - Qorvo, Inc ACT88320 Datasheet HTML 19Page - Qorvo, Inc ACT88320 Datasheet HTML 20Page - Qorvo, Inc ACT88320 Datasheet HTML 21Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 57 page
background image
Data Sheet Rev. E, November 2019 | Subject to change without notice
17 of 57
www.qorvo.com
© 2020 Qorvo US, Inc. All rights reserved.
ACT88320
Advanced PMU with Inrush Control and Bypass Switch
I2C INTERFACE ELECTRICAL CHARACTERISTICS
(VIO = 1.8V, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SCL, SDA Input Low
VIO = 1.8V
0.4
V
SCL, SDA Input High
VIO = 1.8V
1.25
V
SCL, SDA Input Low
VIO = 3.3V
1.0
V
SCL, SDA Input High
VIO = 3.3V
2.3
V
SDA Leakage Current
SDA = 5V
1
µA
SDA Output Low
IOL = 5mA
0.35
V
SCL Clock Frequency, fSCL
0
1000
kHz
SCL Low Period, tLOW
0.5
µs
SCL High Period, tHIGH
0.26
µs
SDA Data Setup Time, tSU
50
ns
SDA Data Hold Time, tHD
(Note1)
0
ns
Start Setup Time, tST
For Start Condition
260
ns
Stop Setup Time, tSP
For Stop Condition
260
ns
Capacitance on SCL or SDA Pin
10
pF
SDA Fall Time SDA, Tof
Device requirement
120
ns
Pulse Width of spikes must be suppressed on SCL and SDA
0
50
ns
Note1: Comply with I2C timings for 1MHz operation - “Fast Mode Plus”.
Note2: No internal timeout for I2C operations, however, I2C communication state machine will be reset when entering Deep Sleep, Sleep,
OVUVFLT, and THERMAL states to clear any transactions that may have been occurring when entering the above states.
Note3: This is an I2C system specification only. Rise and fall time of SCL & SDA not controlled by the device.
Note4: Device Address is factory configurable to 7’h25, 7’h27, 7’h67, 7’h6B.
Figure 2: I2C Data Transfer
SDA
SCL
tST
tSU
tHD
tSP
tSCL
Start
condition
Stop
condition



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com