ACT88320 datasheet(18/57 Pages) QORVO

18 / 57 page

Data Sheet Rev. E, November 2019 | Subject to change without notice

18 of 57

www.qorvo.com

ACT88320

Advanced PMU with Inrush Control and Bypass Switch

SYSTEM CONTROL INFORMATION

General

The ACT88320 is a single-chip integrated power

management

solution

designed

power

many

processors such as the Silicon Motion SM2258 and

SM2259 solid state drive controllers and the Atmel

SAMA5D processors. It integrates three highly efficient

buck regulators, two LDOs, an integrated load bypass

switch, and a built in inrush and overvoltage controller.

Its high integration and high switching frequency result

in an extremely small footprint and low cost power

solution. It contains a master controller that manages

startup sequencing, timing, voltages, slew rates, sleep

states, and fault conditions. I2C configurability allows

system level changes without the need for costly PCB

changes. The built-in load bypass switch enables full

sequencing configurability in 3.3V systems.

The ACT88320 master controller monitors all outputs

and reports faults via I2C and hardwired status signals.

Faults can be masked and fault levels and responses

are configurable via I2C.

Many of the ACT88320 pins and functions are

configurable. The IC’s default functionality is defined by

the default CMI (Code Matrix Index), but much of this

functionality can be changed via I2C. Several GPIOs

can be configured as enable inputs, reset outputs,

dynamic voltage (DVS) inputs, LED drivers, etc. The

GPIO configuration is specifically defined for each

ACT88320 orderable part number. The first part of the

datasheet describes basic IC functionality and default

pin functions. The end of the datasheet provides the

configuration and functionality specific to each CMI

version. Contact sales@active-semi.com for additional

information about other configurations.

I2C Serial Interface

To ensure compatibility with a wide range of systems,

the ACT88320 uses standard I2C commands. The

ACT88320 operates as a slave device, and can be

factory configured to one of four 7-bit slave addresses.

The 7-bit slave address is followed by an eighth bit,

which indicates whether the transaction is a read-

operation or a write-operation. Refer to each specific

CMI for the IC’s slave address

7-Bit Slave Address

8-Bit Write

Address

8-Bit Read

Address

0x25h

010 0101b

0x4Ah

0x4Bh

0x27h

010 0111b

0x4Eh

0x4Fh

0x67h

110 0111b

0xCEh

0xCFh

0x6Bh

110 1011b

0xD6h

0xD7h

There is no timeout function in the I2C packet

processing state machine, however, any time the I2C

state machine receives a start bit command, it

immediately resets the packet processing, even if it is in

the middle of a valid packet. The I2C functionality is

operational in all states except RESET.

I2C commands are communicated using the SCL and

SDA pins. SCL is the I2C serial clock input. SDA is the

data input and output. SDA is open drain and must have

a pull-up resistor. Signals on these pins must meet

timing requirements in the Electrical Characteristics

Table.

I2C Registers

The ACT88320 contains an array of internal registers

that contain the IC’s basic instructions for setting up the

IC configuration, output voltages, sequencing, fault

thresholds, fault masks, etc. These registers are what

give the IC its operating flexibility. The two types of

registers are described below.

Basic Volatile – These are R/W (Read and Write) and

RO (Read only). After the IC is powered, the user can

modify

the

R/W

values

change

functionality. Changes in functionality include things like

masking certain faults. The RO registers communicate

IC status such as fault conditions. Any changes to these

registers are lost when power is recycled. The default

values are fixed and cannot be changed by the factory

or the end user.

Basic Non-Volatile – These are R/W and RO. After the

IC is powered, the user can modify the R/W register

values

change

functionality.

Changes

functionality include things like output voltage settings,

startup delay time, and current limit thresholds. Any

changes to these registers are lost when power is

recycled. The default values can be modified at the

factory

optimize

functionality

for

specific

applications. Please consult sales@active-semi.com for

custom options and minimum order quantities.

When modifying only certain bits within a register, take

care

not

inadvertently

change

other

bits.

Inadvertently changing register contents can lead to

unexpected device behavior.

State Machine

Figure 1 shows the ACT88320 internal state machine.

RESET State

In the RESET, or “cold” state, the ACT88320 is waiting

for the input voltage on VIN to be within a valid range

defined by the VIN_UV and VIN_OV thresholds. All

regulators are off in RESET. All reset outputs are

asserted low. All volatile registers are reset to defaults

and Non-Volatile registers are reset to programmed

defaults. The IC transitions from RESET to POWER

SEQUENCE START when the input voltage enters the

ACT88320 Datasheet(PDF) 18 Page - Qorvo, Inc

ACT88320 Datasheet(HTML) 18 Page - Qorvo, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL