Electronic Components Datasheet Search
  English  ▼

X  

SH7136 Datasheet(PDF) 142 Page - Renesas Technology Corp

Part # SH7136
Description  32-Bit RISC Microcomputer SuperH??RISC engine Family
PDF  1160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7136 Datasheet(HTML) 142 Page - Renesas Technology Corp

Back Button SH7136 Datasheet HTML 138Page - Renesas Technology Corp SH7136 Datasheet HTML 139Page - Renesas Technology Corp SH7136 Datasheet HTML 140Page - Renesas Technology Corp SH7136 Datasheet HTML 141Page - Renesas Technology Corp SH7136 Datasheet HTML 142Page - Renesas Technology Corp SH7136 Datasheet HTML 143Page - Renesas Technology Corp SH7136 Datasheet HTML 144Page - Renesas Technology Corp SH7136 Datasheet HTML 145Page - Renesas Technology Corp SH7136 Datasheet HTML 146Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 1160 page
background image
Section 6 Interrupt Controller (INTC)
Rev. 2.00 Sep. 10, 2008 Page 116 of 1130
REJ09B0402-0200
Table 6.4
Interrupt Response Time
Number of Cycles
Item
NMI
IRQ
Peripheral
Modules
Remarks
DTC active judgment
2
× Bcyc
1
× Pcyc
Interrupt priority decision
and comparison with mask
bits in SR
1
× Icyc + 2 ×
Pcyc
1
× Icyc + 1 ×
Pcyc
1
× Icyc + 2 ×
Pcyc
Wait for completion of
sequence currently being
executed by CPU
X (
≥ 0)
X (
≥ 0)
X (
≥ 0)
The longest sequence is
for interrupt or address-
error exception handling
(X = 7
× Icyc + m1 + m2
+ m3 + m4). If an
interrupt-masking
instruction follows,
however, the time may
be even longer.
Time from start of interrupt
exception handling until
fetch of first instruction of
exception handling routine
starts
8
× Icyc +
m1
+ m2 + m3
8
× Icyc +
m1
+ m2 + m3
8
× Icyc +
m1
+ m2 + m3
Performs the saving PC
and SR, and vector
address fetch.
Interrupt
response
time
Total:
9
× Icyc + 2 ×
Pcyc
+ m1 + m2
+ m3 + X
9
× Icyc + 1 ×
Pcyc
+2 × Bcyc +
m1
+ m2 + m3 +
X
9
× Icyc + 3 ×
Pcyc
+ m1 + m2
+ m3 + X
Minimum*:
12
× Icyc +
2
× Pcyc
12
× Icyc +
1
× Pcyc +
2
× Bcyc
12
× Icyc +
3
× Pcyc
SR, PC, and vector table
are all in on-chip RAM.
Maximum:
16
× Icyc +
2
× Pcyc + 2 ×
(m1
+ m2 + m3)
+ m4
16
× Icyc +
1
× Pcyc +
2
× Bcyc + 2 ×
(m1
+ m2 + m3)
+ m4
16
× Icyc +
3
× Pcyc + 2 ×
(m1
+ m2 + m3)
+ m4
Notes: *
In the case that m1 = m2 = m3 = m4 = 1
× Icyc.
m1 to m4 are the number of cycles needed for the following memory accesses.
m1: SR save (longword write)
m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch first instruction of interrupt service routine



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com