Electronic Components Datasheet Search
  English  ▼

X  

HD64F36034 Datasheet(PDF) 357 Page - Renesas Technology Corp

Part # HD64F36034
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
PDF  592 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36034 Datasheet(HTML) 357 Page - Renesas Technology Corp

Back Button HD64F36034 Datasheet HTML 353Page - Renesas Technology Corp HD64F36034 Datasheet HTML 354Page - Renesas Technology Corp HD64F36034 Datasheet HTML 355Page - Renesas Technology Corp HD64F36034 Datasheet HTML 356Page - Renesas Technology Corp HD64F36034 Datasheet HTML 357Page - Renesas Technology Corp HD64F36034 Datasheet HTML 358Page - Renesas Technology Corp HD64F36034 Datasheet HTML 359Page - Renesas Technology Corp HD64F36034 Datasheet HTML 360Page - Renesas Technology Corp HD64F36034 Datasheet HTML 361Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 357 / 592 page
background image
Section 15 Controller Area Network for Tiny (TinyCAN)
Rev. 4.00 Mar. 15, 2006 Page 325 of 556
REJ09B0026-0400
15.5.2
Bit Timing
The bit rate and bit timing are set by the bit configuration register (BCR). The CAN controllers
connected to the CAN bus should be set so that all of them have the same baud rate and same bit
width. One bit time consists of total settable Time Quantum (TQ).
SYNC_SEG
PHSEG1
PHSEG2
PRSEG
1 time quantum
1 bit time (8 to 25 time quanta)
Sampling point
2 to 8 time quanta
4 to 16 time quanta
Time segment 1 (TSG1)
Time segment 2
(TSG2)
Figure 15.5 CAN Bit Configuration
The SYNC_SEG is a segment for establishing the synchronization of nodes on the CAN bus.
Normal bit edge changes in this segment. The PRSEG is a segment for adjusting the physical
delay between networks. The PHSEG1 is a buffer segment for adjusting positive phase drift. This
segment is extended when re-synchronization is established. The PHSEG2 is a buffer segment for
adjusting negative phase drift. This segment is shortened when re-synchronization is established.
The range of settable values in BCR (TSG1, TSG2, BRP, and SJW) is shown in table 15.2.
Table 15.2
Settable Values in BCR
Name
Abbreviation
Min. Value
Max. Value
Time segment 1
TSG1*
1
3*
3
15
Time segment 2
TSG2*
1
1*
4
7
Baud rate prescaler
BRP
1
63
Re-Synchronization Jump width
SJW*
2
0
3
Notes: 1. The time quanta values for the TSEG1 and TSEG2 are as follows: TSG value
+ 1
2. In the CAN specifications, the Re-Synchronization Jump Width is stipulated as
4
≥ SJW ≥ 1. The value of SJW is given by adding 1 to the setting value of the bits
SJW0 to SJW1 in BCR.
3. The minimum value of TSG1 is stipulated in the CAN specifications:
TSG1 > TSG2
4. The minimum value of TSG2 is stipulated in the CAN specifications:
TSG2
≥ SJW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com