| Electronic Components Datasheet Search |
|
HD6433635SW Datasheet(PDF) 252 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6433635SW Datasheet(HTML) 252 Page - Renesas Technology Corp |
|
252 / 418 page ![]() 238 Table 10.6 BRR Settings and Bit Rates in Asynchronous Mode (cont) OSC (MHz) 9.8304 10 Bit Rate (bits/s) n N Error (%) n N Error (%) 110 2 86 +0.31 2 88 –0.25 150 1 255 0 2 64 +0.16 300 1 127 0 1 129 +0.16 600 0 255 0 1 64 +0.16 1200 0 127 0 0 129 +0.16 2400 0 63 0 0 64 +0.16 4800 0 31 0 0 32 –1.36 9600 0 15 0 0 15 +1.73 19200 0 7 0 0 7 +1.73 31250 0 4 –1.70 0 4 0 38400 0 3 0 0 3 +1.73 Notes: 1. Settings should be made so that error is within 1%. 2. BRR setting values are derived by the following equation. N = × 106 – 1 OSC 64 × 22n × B B: Bit rate (bits/s) N: BRR baud rate generator setting (0 ≤ N ≤ 255) OSC: Value of ø OSC (MHz) n: Baud rate generator input clock number (n = 0, 1, 2, 3) The meaning of n is shown in table 10.7. Table 10.7 Relation between n and Clock SMR Setting n Clock CKS1 CKS0 0ø 0 0 1 ø/4 0 1 2 ø16 1 0 3 ø/64 1 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |