Electronic Components Datasheet Search
  English  ▼

X  

4502 Datasheet(PDF) 119 Page - Renesas Technology Corp

Part # 4502
Description  4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4502 Datasheet(HTML) 119 Page - Renesas Technology Corp

Back Button 4502 Datasheet HTML 115Page - Renesas Technology Corp 4502 Datasheet HTML 116Page - Renesas Technology Corp 4502 Datasheet HTML 117Page - Renesas Technology Corp 4502 Datasheet HTML 118Page - Renesas Technology Corp 4502 Datasheet HTML 119Page - Renesas Technology Corp 4502 Datasheet HTML 120Page - Renesas Technology Corp 4502 Datasheet HTML 121Page - Renesas Technology Corp 4502 Datasheet HTML 122Page - Renesas Technology Corp 4502 Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 214 page
background image
2.1 I/O pins
2-2
Rev.2.01
Feb 02, 2005
4502 Group
APPLICATION
REJ09B0193-0201
2.1 I/O pins
The 4502 Group has the eighteen I/O pins. (Port P12 is also used as CNTR I/O pin, Port P13 is also used
as INT input pin, Port P2 is also used as analog input pins AIN0 and AIN1, Port P3 is also used as analog
input pins AIN2 and AIN3, Port D2 is also used as Port C, and Port D3 is also used as Port K, respectively).
This section describes each port I/O function, related registers, application example using each port function
and notes.
2.1.1 I/O ports
(1)
Port P0
Port P0 is a 4-bit I/O port.
Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor
which turns ON/OFF with register PU0.
s Input/output of port P0
q Data input to port P0
Set the output latch of specified port P0i (i=0 to 3) to “1” with the OP0A instruction. If the output
latch is set to “0,” “L” level is input.
The state of port P0 is transferred to register A when the IAP0 instruction is executed.
qData output from port P0
The contents of register A is output to port P0 with the OP0A instruction.
The output structure is an N-channel open-drain.
(2)
Port P1
Port P1 is a 4-bit I/O port.
Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor
which turns ON/OFF with register PU1.
s Input/output of port P1
q Data input to port P1
Set the output latch of specified port P1i (i=0 to 3) to “1” with the OP1A instruction. If the output
latch is set to “0,” “L” level is input.
The state of port P1 is transferred to register A when the IAP1 instruction is executed.
qData output from port P1
The contents of register A is output to port P1 with the OP1A instruction.
The output structure is an N-channel open-drain.
Note: Port P12 is also used as CNTR. Accordingly, when it is used as port P12, set “0” to the
timer control register W60.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com