| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 367 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 367 Page - Renesas Technology Corp |
|
367 / 577 page ![]() DMA CONTROLLER 13-88 13.8 Link array chain transfer mode 7721 Group User’s Manual Note: When TC pin validity bit is “1” First of each block ? SARi ← Transfer parameter (Note) (Transfer source’s transfer start address) DARi ← Transfer parameter (Note) (Transfer destination’s transfer start address) TCRi ← Transfer parameter (Byte number of transfer data) SARi latch ← Transfer parameter (Start address of next transfer parameter memory) N Y 1 0 First On and after second Transfer completion of all blocks ? SARi latch = 0 ? Y. Completion 1 TC “L” output (Note) DMAi interrupt request bit ← 1 DMAi enable bit ← 0 N DMAi request bit ← 0 1-unit transfer Transfer completion of 1 block ? (Only in cycle-steal transfer mode) (Refer to section “13.4 Operation.”) DMAi request bit ← 0 (Only in burst transfer mode (edge sense)) DMAi request bit ? Burst·Level·H Cycle-steal·No request 0 Burst·Edge : In burst transfer mode (edge sense) Burst·Level·L : In burst transfer mode (level sense) with DMAREQi pin’s input level = L Burst·Level·H : In burst transfer mode (level sense) with DMAREQi pin’s input level = H Cycle-steal·Requested : In cycle-steal transfer mode with any request of DMA0–3 Cycle-steal·No request : In cycle-steal transfer mode with no request of DMA0–3 SARi latch indicates the start address of the transfer parameter memory of the next block. Note: The above figure applies when 2-bus cycle transfer is performed. When data is transferred from memory to I/O in 1-bus cycle transfer, there is no “DARi ← Transfer parameter.” When data is transferred from I/O to memory in 1-bus cycle transfer, there is no “SARi ← Transfer parameter.” Burst·Edge Burst·Level·L Cycle-steal·Requested Burst·Level·H Cycle-steal·No request DMAi request bit ? Burst·Edge Burst·Level·L Cycle-steal·Requested Fig. 13.8.6 Operation flowchart of link array chain transfer mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |