7721 datasheet(242/577 Pages) RENESAS

242 / 577 page

7721 Group User’s Manual

11–39

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

Fig. 11.4.7 Example of transmit timing when transfer data length = 8 bits (when parity enabled,

____

selecting 1 stop bit, selecting CTS function)

Fig. 11.4.6 Example of transmit timing when transfer data length = 8 bits (when parity enabled,

____

selecting 1 stop bit, not selecting CTS function)

D0 D1 D2 D3

D4 D5 D6

D0 D1

D0 D1 D2 D3 D4 D5 D6 D7

TENDi

TxDi

TENDi: Next transmit conditions are examined when this signal level is “H.”

(TENDi is an internal signal. Accordingly, it cannot be read from the external.)

Tc: 16(n + 1)/fi or 16(n + 1)/fEXT

fi: BRGi’s count source frequency (f2, f16, f64, f512)

fEXT: BRGi’s count source frequency (external clock)

n: Value set in BRGi

Transfer clock

Transmit enable bit

Transmit buffer

empty flag

Transmit register

empty flag

UARTi transmit

interrupt request bit

Data is set in UARTi transmit buffer register.

Start bit

Parity bit

Cleared to “0” when interrupt request is accepted or cleared by software.

The above timing diagram applies when

the following conditions are satisfied:

q Parity enabled

q 1 stop bit

q CTS function not selected

UARTi transmit register

UARTi transmit buffer register

Stopped because transmit enable bit = “0”

Stop bit

The above timing diagram applies

when the following conditions are

satisfied:

q Parity enabled

q 1 stop bit

q CTS function selected

D0 D1 D2 D3

D4 D5 D6

D0 D1

D0 D1 D2 D3 D4 D5 D6 D7

P SP

TENDi

TxDi

TENDi: Next transmit conditions are examined when this signal level is “H.”

(TENDi is an internal signal. Accordingly, it cannot be read from the external.)

Tc = 16(n + 1)/fi or 16(n + 1)/fEXT

fi: BRGi’s count source frequency (f2, f16, f64, f512)

fEXT: BRGi’s count source frequency (external clock)

n: Value set in BRGi

Transfer clock

Transmit buffer

empty flag

Transmit register

empty flag

UARTi transmit

interrupt request bit

Data is set in UARTi transmit buffer register.

Start bit

Parity

bit

Cleared to “0” when interrupt request is accepted or cleared by software.

UARTi transmit register

Stopped because transmit

enable bit = “0”

Stop

bit

UARTi transmit buffer register

Transmit enable bit

CTSi

Stopped because CTS = “H”

7721 Datasheet(PDF) 242 Page - Renesas Technology Corp

7721 Datasheet(HTML) 242 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL