Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 297 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 297 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 293Page - Renesas Technology Corp 7721 Datasheet HTML 294Page - Renesas Technology Corp 7721 Datasheet HTML 295Page - Renesas Technology Corp 7721 Datasheet HTML 296Page - Renesas Technology Corp 7721 Datasheet HTML 297Page - Renesas Technology Corp 7721 Datasheet HTML 298Page - Renesas Technology Corp 7721 Datasheet HTML 299Page - Renesas Technology Corp 7721 Datasheet HTML 300Page - Renesas Technology Corp 7721 Datasheet HTML 301Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 297 / 577 page
background image
7721 Group User’s Manual
13-18
DMA CONTROLLER
13.2 Block description
13.2.14 Port P9 direction register
_________
I/O pins of DMAi are multiplexed with port P9. When using these pins as the DMAREQi input pins, set the
corresponding bits of the port P9 direction register to “0” to set these port pins for the input mode. When
_________
_________
using these pins as the DMAACKi output pins, these pins are forcibly set to the DMAACKi output pins
regardless of the direction register’s contents. Figure 13.2.10 shows the relationship between the port P9
direction register and DMAi’s I/O pins.
Bit
Corresponding pin
Functions
0
1
2
3
4
5
6
7
DMAACK0
pin
0 : Input mode
1 : Output mode
When using pins P91, P93, P95 and
P97 as DMAREQi input pins,set the
corresponding bits to “0.”
Port P9 direction register (Address 1516)
b1
b0
b2
b3
b4
b5
b6
b7
At reset
RW
0
0
0
0
0
0
0
0
RW
RW
RW
RW
RW
RW
RW
RW
DMAREQ0
pin
DMAACK1
pin
DMAREQ1
pin
DMAACK2
pin
DMAREQ2
pin
DMAACK3
pin
DMAREQ3
pin
Fig. 13.2.10 Relationship between port P9 direction register and DMAi’s I/O pins
[Precautions for DMAC]
Do not access the registers relevant to DMAC by using DMA transfers; the address of the accessing register
collides with that of the accessed one on the DMAC internal bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com