Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 295 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 295 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 291Page - Renesas Technology Corp 7721 Datasheet HTML 292Page - Renesas Technology Corp 7721 Datasheet HTML 293Page - Renesas Technology Corp 7721 Datasheet HTML 294Page - Renesas Technology Corp 7721 Datasheet HTML 295Page - Renesas Technology Corp 7721 Datasheet HTML 296Page - Renesas Technology Corp 7721 Datasheet HTML 297Page - Renesas Technology Corp 7721 Datasheet HTML 298Page - Renesas Technology Corp 7721 Datasheet HTML 299Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 295 / 577 page
background image
7721 Group User’s Manual
13-16
DMA CONTROLLER
13.2 Block description
13.2.12 DMAi control register
Figure 13.2.8 shows the structure of the DMAi control register. For bits 0–4, refer to section “13.3.2
(1) DMA request sources.”
(1)
_________
DMAACKi
validity bit (bit 5)
_________
When this bit is set to “1,” the corresponding pin of port P9 serves as the DMAACKi pin and
outputs “L” during a DMA transfer. For details, refer to each timing diagram of section “13.5
Single transfer mode” through section “13.8 Link array chain transfer mode.”
Bit
Bit name
At reset
5
0
RW
Functions
b7
b6
b5
b4
b3
b2
b1
b0
DMA0 control register (Address 1FCE16)
DMA1 control register (Address 1FDE16)
DMA2 control register (Address 1FEE16)
DMA3 control register (Address 1FFE16)
Note: When a certain source other than an external source is selected by bits 0 to 3 or when
the cycle-steal transfer mode is selected, set bit 4 to “0.”
Level sense can be selected only when both of the external source and the burst
transfer mode are selected.
0
0
0 0 0 0 : Do not select.
0 0 0 1 : External source (DMAREQi)
0 0 1 0 : Software DMA source
0 0 1 1 : Timer A0
0 1 0 0 : Timer A1
0 1 0 1 : Timer A2
0 1 1 0 : Timer A3
0 1 1 1 : Timer A4
1 0 0 0 : Timer B0
1 0 0 1 : Timer B1
1 0 1 0 : Timer B2
1 0 1 1 : UART0 receive
1 1 0 0 : UART0 transmit
1 1 0 1 : UART1 receive
1 1 1 0 : UART1 transmit
1 1 1 1 : A-D conversion
1
2
0
3
0
4
0
0
7, 6
RW
RW
DMA request source select bits
(Note)
Edge sense/Level sense select
bit (Used when external source
and burst transfer mode are
selected) (Note)
DMAACKi validity bit
0 : Invalid (The pin functions as a
programmable I/O port.)
1 : Valid
(The pin functions as DMAACKi.)
RW
RW
RW
RW
Undefined
–
0 : Edge sense (Falling edge)
1 : Level sense (“L” level)
Nothing is assigned.
b3b2b1b0
Fig. 13.2.8 Structure of DMAi control register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com