7906 datasheet(421/531 Pages) RENESAS

421 / 531 page

7906 Group User’s Manual Rev.2.0

APPENDIX

20-16

Appendix 2. Control registers

UART0 transmit/receive control register 0 (Address 3416)

UART1 transmit/receive control register 0 (Address 3C16)

BRG count source select bits

CTS/RTS function select bit

(Note 1)

Transmit register empty flag

CTS/RTS enable bit

UARTi receive interrupt mode

select bit

CLK polarity select bit

(This bit is used in the clock

synchronous serial I/O mode.)

(Note 2)

Transfer format select bit

(This bit is used in the clock

synchronous serial I/O mode.)

(Note 2)

b7 b6 b5 b4 b3 b2 b1 b0

0 0 : Clock f2

0 1 : Clock f16

1 0 : Clock f64

1 1 : Clock f512

0 : The CTS function is selected.

1 : The RTS function is selected.

0 : Data is present in the transmit register.

(Transmission is in progress.)

1 : No data is present in the transmit register.

(Transmission is completed.)

0 : The CTS/RTS function is enabled.

1 : The CTS/RTS function is disabled.

0 : Reception interrupt

1 : Reception error interrupt

0 : At the falling edge of the transfer clock, transmit

data is output; at the rising edge of the transfer

clock, receive data is input.

When not in transferring, pin CLKi’s level is “H.”

1 : At the falling edge of the transfer clock, transmit

data is output; at the falling edge of the transfer

clock, receive data is input.

When not in transferring, pin CLKi’s level is “L.”

0 : LSB (Least Significant Bit) first

1 : MSB (Most Significant Bit) first

b1 b0

Notes 1: Valid when the CTS/RTS enable bit (bit 4) is “0” and CTSi/RTSi separate select bit (bit 0 or 1 at address AC16) is “0.”

2: Fix these bits to “0” in the UART mode or when serial I/O is disabled.

Bit name

Bit

Function

At reset

R/W

UART0 transmit/receive control register 1 (Address 3516)

UART1 transmit/receive control register 1 (Address 3D16)

Transmit enable bit

Transmit buffer empty flag

Receive enable bit

Receive complete flag

Overrun error flag

Framing error flag

(Note)

(Valid in UART mode)

Parity error flag

(Note)

(Valid in UART mode)

Error sum flag

(Note)

(Valid in UART mode)

b7 b6 b5 b4 b3 b2 b1 b0

0 : Reception disabled

1 : Reception enabled

0 : No data is present in the receive buffer register.

1 : Data is present in the receive buffer register.

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

0 : Transmission disabled

1 : Transmission enabled

0 : Data is present in the transmit buffer register.

1 : No data is present in the transmit buffer register.

0 : No parity error

1 : Parity error detected

0 : No error

1 : Error detected

0 : No overrun error

1 : Overrun error detected

0 : No framing error

1 : Framing error detected

Bit name

Bit

Function

At reset

R/W

Reference

11-7

Reference

11-9

7906 Datasheet(PDF) 421 Page - Renesas Technology Corp

7906 Datasheet(HTML) 421 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL