Electronic Components Datasheet Search
  English  ▼

X  

7906 Datasheet(PDF) 301 Page - Renesas Technology Corp

Part # 7906
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  531 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7906 Datasheet(HTML) 301 Page - Renesas Technology Corp

Back Button 7906 Datasheet HTML 297Page - Renesas Technology Corp 7906 Datasheet HTML 298Page - Renesas Technology Corp 7906 Datasheet HTML 299Page - Renesas Technology Corp 7906 Datasheet HTML 300Page - Renesas Technology Corp 7906 Datasheet HTML 301Page - Renesas Technology Corp 7906 Datasheet HTML 302Page - Renesas Technology Corp 7906 Datasheet HTML 303Page - Renesas Technology Corp 7906 Datasheet HTML 304Page - Renesas Technology Corp 7906 Datasheet HTML 305Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 301 / 531 page
background image
A-D CONVERTER
7906 Group User’s Manual Rev.2.0
12-6
Fig. 12.2.3 Structure of A-D control register 1
12.2 Block description
0
1
2
3
4
5
6
7
Undefined
Undefined
0
0
0
0
0
0
RW
RW
RW
RW
RW
RW
RW
–
A-D control register 1 (Address 1F16
)
A-D sweep pin select bits
(Valid in the single sweep mode and
repeat sweep mode 0.)
(Note 1)
Fix this bit to “0.”
Resolution select bit
A-D conversion frequency (
φAD) select
bit 1
Fix this bit to “0.”
VREF connection select bit (Note 4)
The value is “0” at reading.
b7 b6 b5 b4 b3 b2 b1 b0
0 0 : Pins AN0 and AN1 (2 pins)
0 1 : Pins AN0 to AN3 (4 pins) (Note 2)
1 0 : Pins AN0 to AN4 (5 pins) (Notes 2, 3)
1 1 : Do not select.
b1 b0
0 : 8-bit resolution mode
1 : 10-bit resolution mode
See Table 12.2.1.
0
0 : Pin VREF is connected.
1 : Pin VREF is disconnected.
Bit name
Bit
Function
At reset
R/W
Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either “0” or “1.”)
2: When using pin AN3, be sure that the D-A0 output enable bit (bit 0 at address 9616) = “0” (output disabled).
3: When using pin AN4, be sure that the D-A1 output enable bit (bit 1 at address 9616) = “0” (output disabled).
4: When this bit is cleared from “1” to “0,” be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.
5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D
operation mode.
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com