| Electronic Components Datasheet Search |
|
XRT86VL30 Datasheet(PDF) 47 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT86VL30 Datasheet(HTML) 47 Page - Exar Corporation |
|
47 / 188 page ![]() XRT86VL30 42 REV. 1.0.0 SINGLE T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION TABLE 22: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR) HEX ADDRESS: 0X0119 BIT FUNCTION TYPE DEFAULT DESCRIPTION-OPERATION 7-6 Reserved - - Reserved 7 DMA1 RST R/W 0 DMA_1 Reset This bit resets the Receive DMA (Read) Channel 1 0 = Normal operation. 1 = A zero to one transition resets the Receive DMA (Read) channel 1. 6 DMA1 ENB R/W 0 DMA1_ENB This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the E1 Framer to transfer data from the HDLC buffers within the E1 Framer to external memory. The DMA Read cycle starts by E1 Framer asserting the DMA Request (REQ1) ‘low’, then the external DMA controller should drive the DMA Acknowl- edge (ACK1) ‘low’ to indicate that it is ready to receive the data. The E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the E1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface 5 RD TYPE R/W 0 READ Type Select This bit selects the function of the RD signal. 0 = RD functions as a Read Strobe signal 1 = RD acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and WR works as a data strobe. 4 - 3 Reserved - - Reserved 2 DMA1_CHAN(2) R/W 0 Channel Select These three bits select which T/E1 channel within the chip uses the Receive DMA_1 (Read) interface. 000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved 1 DMA1_CHAN(1) R/W 0 0 DMA1_CHAN(0) R/W 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |