AD9122 datasheet(9/56 Pages) AD

9 / 56 page

AD9122

Rev. 0 | Page 9 of 56

Pin No.

Mnemonic

Description

DCIP

Data Clock Input, Positive.

DCIN

Data Clock Input, Negative.

DVDD18

1.8 V Digital Supply.

DVSS

Digital Common.

D7P

Data Bit 7, Positive.

D7N

Data Bit 7, Negative.

D6P

Data Bit 6, Positive.

D6N

Data Bit 6, Negative.

D5P

Data Bit 5, Positive.

D5N

Data Bit 5, Negative.

D4P

Data Bit 4, Positive.

D4N

Data Bit 4, Negative.

D3P

Data Bit 3, Positive.

D3N

Data Bit 3, Negative.

D2P

Data Bit 2, Positive.

D2N

Data Bit 2, Negative.

DVDD18

1.8 V Digital Supply.

DVSS

Digital Common.

D1P

Data Bit 1, Positive.

D1N

Data Bit 1, Negative.

D0P

Data Bit 0, Positive.

D0N

Data Bit 0, Negative.

DVDD18

1.8 V Digital Supply.

SDO

Serial Port Data Output (CMOS Levels with Respect to IOVDD).

SDIO

Serial Port Data Input/Output (CMOS Levels with Respect to IOVDD).

SCLK

Serial Port Clock Input (CMOS Levels With Respect to IOVDD).

Serial Port Chip Select. Active Low (CMOS Levels With Respect to IOVDD).

RESET

Reset. Active Low (CMOS Levels With Respect to IOVDD).

No connection to device.

AVSS

Analog Supply Common.

AVDD33

3.3 V Analog Supply.

IOUT2P

Q DAC Positive Current Output.

IOUT2N

Q DAC Negative Current Output.

AVDD33

3.3 V Analog Supply.

AVSS

Analog Supply Common.

REFIO

Voltage Reference. Nominally 1.2 V output. Should be decoupled to analog common.

FSADJ

Full-Scale Current Output Adjust. Place a 10 kΩ resistor on the analog common.

AVSS

Analog Common.

AVDD33

3.3 V Analog Supply.

IOUT1N

I DAC Positive Current Output.

IOUT1P

I DAC Negative Current Output.

AVDD33

3.3 V Analog Supply.

REFCLKN

PLL Reference Clock Input, Negative. This pin has secondary function as SYNC input.

REFCLKP

PLL Reference Clock Input, Positive. This pin has secondary function as SYNC input.

CVDD18

1.8 V Clock Supply. Supplies clock receivers, clock distribution, and PLL circuitry.

CVDD18

1.8 V Clock Supply. Supplies clock receivers, clock distribution, and PLL circuitry.

EPAD

Exposed pad must be connected to AVSS. This provides an electrical, thermal, and mechanical connection

to the PCB.

AD9122 Datasheet(PDF) 9 Page - Analog Devices

AD9122 Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL