33905 datasheet(63/91 Pages) FREESCALE

63 / 91 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33904/5

SERIAL PERIPHERAL INTERFACE

DETAIL OF CONTROL BITS AND REGISTER MAPPING

Table 18. Initialization Miscellaneous Functions, INIT MISC (note: register can be written only in INIT mode)

MOSI First Byte [15-8]

[b_15 b_14] 0_1000 [P/N]

MOSI Second Byte, bits 7-0

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

01 01_ 000 P

LPM w RND

SPI parity

INT pulse

INT width

INT flash

Dbg Res[2]

Dbg Res[1]

Dbg Res[0]

Default state

Condition for default

POR

Bit

Description

LPM w RND - Select the functionality to change mode (enter in Low Power) using the device Random Code

Function disable: the Low Power mode can be entered without usage of Random Code

Function enabled: the Low Power mode is entered using the Random Code

SPI parity - Select usage of the parity bit in SPI write operation

Function disable: the parity is not used. The parity bit must always set to logic 0.

Function enable: the parity is used, and parity must be calculated.

INT pulse -Select INT terminal operation: low level pulse or low level

INT terminal will assert a low level pulse, duration selected by bit [b4]

INT terminal assert a permanent low level (no pulse)

INT width - Select the INT pulse duration

INT pulse duration is typ 100

μs. Ref to dynamic parameter table for exact value.

INT pulse duration is typ 25

μs. Ref to dynamic parameter table for exact value.

INT flash - Select INT pulse generation at 50% of the Watchdog Period in Flash mode

Function disable

Function enable: an INT pulse will occur at 50% of the Watchdog Period when device in flash mode.

b2, b1, b0

Dbg Res[2], Dbg Res[1], Dbg Res[0] - Allow verification of the external resistor connected at DBG terminal. Ref to parametric table for resistor

range value.

0xx

Function disable

100

100 verification enable: resistor at DBG terminal is typ 68kohms (RB3) - Selection of SAFE mode B3

101

101 verification enable: resistor at DBG terminal is typ 33kohms (RB2 - Selection of SAFE mode B2

110

110 verification enable: resistor at DBG terminal is typ 15kohms (RB1) - Selection of SAFE mode B1

111

111 verification enable: resistor at DBG terminal is typ 0kohms (RA) - Selection of SAFE mode A

Notes

23.

Bits b2,1 and 0 allow the following operation:

First, check the resistor device has detected at the Debug pin. If the resistor is different, bit 5 (Debug resistor) is set in INTerrupt

Second, over write the resistor decoded by device, to set the SAFE mode operation by SPI. Once this function is selected by bit 2 =1,

this selection has higher priority than “hardware”, and device will behave according to b2,b1 and b0 setting

33905 Datasheet(PDF) 63 Page - Freescale Semiconductor, Inc

33905 Datasheet(HTML) 63 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL