Electronic Components Datasheet Search
  English  ▼

X  

PAC107 Datasheet(PDF) 18 Page - Pixart Imaging Inc.

Part # PAC107
Description  SINGLE-CHIP CMOS QQVGA IMAGE SENSOR with EMBEDDED TWIN-TURBO 8032 MICRO-PROCESSOR
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PIXART [Pixart Imaging Inc.]
Direct Link  http://www.pixart.com.tw
Logo PIXART - Pixart Imaging Inc.

PAC107 Datasheet(HTML) 18 Page - Pixart Imaging Inc.

Back Button PAC107 Datasheet HTML 14Page - Pixart Imaging Inc. PAC107 Datasheet HTML 15Page - Pixart Imaging Inc. PAC107 Datasheet HTML 16Page - Pixart Imaging Inc. PAC107 Datasheet HTML 17Page - Pixart Imaging Inc. PAC107 Datasheet HTML 18Page - Pixart Imaging Inc. PAC107 Datasheet HTML 19Page - Pixart Imaging Inc. PAC107 Datasheet HTML 20Page - Pixart Imaging Inc. PAC107 Datasheet HTML 21Page - Pixart Imaging Inc. PAC107 Datasheet HTML 22Page - Pixart Imaging Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 53 page
background image
PixArt Imaging Inc.
PAC107
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
18
PixArt Imaging Inc.
E-mail: fae_service@pixart.com.tw
V1.4, Aug, 2005
Stack Pointer. 8-bit SP memo the address of last address pushed to the stacker. SP is
advanced before PUSH exactly executed and can be read or written through software.
Power Control Register.
SMOD1: Double Baud Rate Bit.
1 for Timer 1 in mode 1, 2, or 3 is selected in SCON.
SMOD0: Framing Error Detection Enable.
This bit selects function of the SCON0.7 and SCON1 bits.
0: SCON1.7 control the SM0 function defined for the SCON0 and SCON1
1: SCON1.7 are converted to the FE flag for respective serial port
GF1, GF0: General Purpose Flag
It will be (1, 1) when it came form Idle mode
PD: Set=1 to activates power-down mode. Clear by hardware when interrupted or reset.
IDL:
Set=1 to activates Idle mode. Clear by hardware when interrupted or reset.
PDCON
Address: E1H
bit 7
bit 0
PWM2On
PWM1On
WC3
WC2
WC1
WC0
JWP
PDC
Power Down Controller register
PDC: Power down control
0: original (pull-high), 1: SFR value (default)
JWP: Just Wake up
0: Execute Interrupt after wake up (default)
1: Don't execute Interrupt after wake up
SP
Address:81h
bit 7
bit 0
SP.7
SP.6
SP.5
SP.4
SP.3
SP.2
SP.1
SP.0
PCON
Address:87h
bit 7
bit 0
GF1
PD
IDL
GF0
SMOD0
SMOD1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com