Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 297 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 297 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 293Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 294Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 295Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 296Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 297Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 298Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 299Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 300Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 301Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 297 / 976 page
background image
The SPP DMA Controller Module (SPP_DMA2)
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
219
12.2.4.1.12
DMA Clear DONE Status (DMACDNE)
The DMACDNE register provides a simple memory-mapped mechanism to clear the DONE bit in the
TCD of the given channel. The data value on a register write causes the DONE bit in the corresponding
Transfer Control Descriptor to be cleared. A data value of 64 to 127 (regardless of the number of
implemented channels) provides a global clear function, forcing all DONE bits to be cleared. Reads of this
register return all zeroes. See Table 12-28 for the TCD DONE bit definition.
Register address: DMA_Offset + 0x001e
76543210
R
00000000
W
SSRT[6:0]
Reset
0000000
= Unimplemented
Figure 12-12. DMA Set START Bit (DMASSRT) Register
Table 12-15. DMASSRT Field Descriptions
Field
Descriptions
7
Reserved, should be cleared.
6–0
SSRT[6:0]
Set START Bit (Channel Service Request).
0-63
Set the corresponding channel’s TCD.start
64-127 Set all TCD.start bits
Register address: DMA_Offset + 0x001f
76543210
R
00000000
W
CDNE[6:0]
Reset
0000000
= Unimplemented
Figure 12-13. DMA Clear DONE Status (DMACDNE) Register
Table 12-16. DMACDNE Field Descriptions
Field
Description
7
Reserved, should be cleared.
6–0
CDNE[6:0]
Clear DONE Status Bit.
0-63
Clear the corresponding channel’s DONE bit 64-127 Clear all TCD DONE bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com