6402 datasheet(180/250 Pages) INTEL

180 / 250 page

Registers

180

Intel® 6400/6402 Advanced Memory Buffer Datasheet

14.3.1.20 NBCALSTATUS: Northbound Calibration Status

This register contains the pass/fail information of the last calibration on a per lane basis

for the southbound. The AMB is expected to log the information when it is asked to go

through calibration. The register is always cleared when entering the calibration state.

This register will be used for debug purposes.

14.3.2

SM Bus Register

Since the AMB will never be a master on the SM Bus and will never write to the

EEPROM, SM Bus registers related to being a master are not required.

14.3.2.1

CBC: Chip Boot Configuration

This register reports AMB DIMM ID from pins BFUNC, SA[2:0]. SM Bus NodeID can be

calculated from the DIMM ID as follows:

If DIMMID[3] = 0: (BFUNC =0) Normal DIMM

• NODEID[6:3] = “101_1” or “B”

NODEID[2:0] = DIMMID[2:0] the value from pins SA[2:0]

If DIMMID[3] = 1: (BFUNC =1) Repeater or LAI

• NODEID[6:3] = “001_1” or “3”

NODEID[2:0] = DIMMID[2:0] the value from pins SA[2:0]

Device:

NodeID

Function: 1

Offset:

7Eh

Bit

Attr

Default

Description

15:14

Reserved

13:0

RWST

CALSTATUS: Calibration status

0 - Pass

1 - Fail

Device:

NodeID

Function: 1

Offset:

88h

Bit

Attr

Default

Description

7:4

Reserved

3:0

DIMMID: SM Bus NodeID

Value from pins BFUNC, SA[2:0]

6402 Datasheet(PDF) 180 Page - Intel Corporation

6402 Datasheet(HTML) 180 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL