Electronic Components Datasheet Search
  English  ▼

X  

N270 Datasheet(PDF) 7 Page - Intel Corporation

Part # N270
Description  Mobile Intel Atom Processor N270 Single Core
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

N270 Datasheet(HTML) 7 Page - Intel Corporation

Back Button N270 Datasheet HTML 3Page - Intel Corporation N270 Datasheet HTML 4Page - Intel Corporation N270 Datasheet HTML 5Page - Intel Corporation N270 Datasheet HTML 6Page - Intel Corporation N270 Datasheet HTML 7Page - Intel Corporation N270 Datasheet HTML 8Page - Intel Corporation N270 Datasheet HTML 9Page - Intel Corporation N270 Datasheet HTML 10Page - Intel Corporation N270 Datasheet HTML 11Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 57 page
background image
Introduction
Datasheet
7
1.2
Terminology
Term
Definition
#
A “#” symbol after a signal name refers to an active low signal, indicating
a signal is in the active state when driven to a low level. For example,
when RESET# is low, a reset has been requested. Conversely, when NMI
is high, a non-maskable interrupt has occurred. In the case of signals
where the name does not imply an active state but describes part of a
binary sequence (such as address or data), the “#” symbol implies that
the signal is inverted. For example, D [3:0] = “HLHL” refers to a hex ‘A’,
and D [3:0]# = “LHLH” also refers to a hex “A” (H= High logic level, L=
Low logic level).
Front Side Bus
(FSB)
Refers to the interface between the processor and system core logic (also
known as the GMCH chipset components).
AGTL+
Advanced Gunning Transceiver Logic. Used to refer to Assisted GTL+
signaling technology on some Intel processors.
CMOS
Complementary metal-Oxide semiconductor.
Storage
Conditions
Refers to a non-operational state. The processor may be installed in a
platform, in a tray, or loose. Processors may be sealed in packaging or
exposed to free air. Under these conditions, processor landings should not
be connected to any supply voltages, have any I/Os biased, or receive any
clocks. Upon exposure to “free air” (i.e., unsealed packaging or a device
removed from packaging material) the processor must be handled in
accordance with moisture sensitivity labeling (MSL) as indicated on the
packaging material.
Enhanced Intel
SpeedStep®
Technology
Technology that provides power management capabilities to low power
devices.
Processor Core
Processor core die with integrated L1 and L2 cache. All AC timing and
signal integrity specifications are at the pads of the processor core.
TDP
Thermal Design Power
VCC
The processor core power supply
VR
Voltage Regulator
VSS
The processor ground
VCCHFM
VCC at Highest Frequency Mode (HFM).
VCCLFM
VCC at Lowest Frequency Mode (LFM).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com