| Electronic Components Datasheet Search |
|
82575EB Datasheet(PDF) 45 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82575EB Datasheet(HTML) 45 Page - Intel Corporation |
|
45 / 62 page ![]() Resets — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 45 6.2 Resets Power-on Reset (internal): The 82575EB has an internal mechanism for sensing the power pins. Once the power is up and stable, it creates an internal reset, this reset acts as a master reset of the entire chip. It is level sensitive, and while it is 0, will hold all of the registers in reset. Power-on Reset is interpreted to be an indication that device power supplies are all stable. Power-on Reset changes state during system power-up. In-band PCIe Reset: The 82575EB will generate an internal reset in response to a physical layer message from the PCIe or when the PCIe link halts (entry to Polling or Detect state). This reset is equivalent to PCI reset in previous (PCI) gigabit LAN controllers. Main_Power_Good: Used by the device to detect the D3Cold condition and activate part of the power saving scheme. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |