82575EB datasheet(52/62 Pages) INTEL

52 / 62 page

Intel® 82575EB Gigabit Ethernet Controller — NC-SI Interface

Intel® 82575EB Gigabit Ethernet Controller

317679-004

Datasheet

Revision: 2.11

January 2011

6.4.3

NC-SI Interface

Table 16.

NC-SI AC Specification

Notes:

1. Clock Duty cycle measurement: High interval measured from Vih to Vil points, Low from Vil to next Vih

2. Clock interval measurement from Vih to Vih

3. Cload = 25 pF

4. Cload = 200 fF

5. The input delay test conditions: Maximum input level = VIN = 2.7V; Input rise/fall time (0.2VIN to 0.8VIN) = 1ns (Slew Rate ~

1.5ns).

6. The NC-SI specification defines a hold time of 1.0 ns. In order to work with the 82575, the board designer should guarantee a hold

time of 1.5 ns.

Symbol

Parameter

Min

Typ

Max

Units

Notes

REF_CLK Frequency

MHz

REF_CLK Duty Cycle

REF_CLK accuracy

100

ppm

Tsu

TXD[1:0], TX_EN, Data Setup to REF_CLK rising

edge

3ns

Thold

TXD[1:0], TX_EN Data hold from REF_CLK rising

edge

1.5

Tval

RXD[1:0], CRS_DV Data valid from REF_CLK

rising edge

1.8

Tor

RXD[1:0], CRS_DV Output Time rise

0.5

Tof

RXD[1:0], CRS_DV Output Time fall

0.5

Todr1

RXD[1:0], CRS_DV Output delay rise

5.8

Todf1

RXD[1:0], CRS_DV Output delay fall

5.8

Tidr2

TXD[1:0], TX_EN Input delay rise

0.5

4, 5

Tidf2

TXD[1:0], TX_EN Input delay fall

0.5

4, 5

Tir

TXD[1:0], TX_EN Input Time rise

0.02

0.15

4, 5

Tif

TXD[1:0], TX_EN Input Time fall

0.02

0.15

4, 5

82575EB Datasheet(PDF) 52 Page - Intel Corporation

82575EB Datasheet(HTML) 52 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL