FLEX10KA datasheet(63/128 Pages) ALTERA

63 / 128 page

Altera Corporation

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Table 36. Interconnect Timing Microparameters

Note (1)

Symbol

Parameter

Conditions

tDIN2IOE

Delay from dedicated input pin to IOE control input

(7)

tDCLK2LE

Delay from dedicated clock pin to LE or EAB clock

(7)

tDIN2DATA

Delay from dedicated input or clock to LE or EAB data

(7)

tDCLK2IOE

Delay from dedicated clock pin to IOE clock

(7)

tDIN2LE

Delay from dedicated input pin to LE or EAB control input

(7)

tSAMELAB

Routing delay for an LE driving another LE in the same LAB

tSAMEROW

Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the

same row

(7)

tSAMECOLUMN

Routing delay for an LE driving an IOE in the same column

(7)

tDIFFROW

Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different

row

(7)

tTWOROWS

Routing delay for a row IOE or EAB driving an LE or EAB in a different row

(7)

tLEPERIPH

Routing delay for an LE driving a control signal of an IOE via the peripheral

control bus

(7)

tLABCARRY

Routing delay for the carry-out signal of an LE driving the carry-in signal of a

different LE in a different LAB

tLABCASC

Routing delay for the cascade-out signal of an LE driving the cascade-in

signal of a different LE in a different LAB

Table 37. External Timing Parameters

Notes (8), (10)

Symbol

Parameter

Conditions

tDRR

interconnects

(9)

tINSU

Setup time with global clock at IOE register

tINH

Hold time with global clock at IOE register

tOUTCO

Clock-to-output delay with global clock at IOE register

Table 38. External Bidirectional Timing Parameters

Note (10)

Symbol

Parameter

Condition

tINSUBIDIR

Setup time for bidirectional pins with global clock at adjacent LE register

tINHBIDIR

Hold time for bidirectional pins with global clock at adjacent LE register

tOUTCOBIDIR

Clock-to-output delay for bidirectional pins with global clock at IOE register

tXZBIDIR

Synchronous IOE output buffer disable delay

tZXBIDIR

Synchronous IOE output buffer enable delay, slow slew rate = off

FLEX10KA Datasheet(PDF) 63 Page - Altera Corporation

FLEX10KA Datasheet(HTML) 63 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL