AD9142 datasheet(52/65 Pages) AD

52 / 65 page

AD9142

Data Sheet

Rev. 0 | Page 52 of 64

DATA FORMAT SELECT REGISTER

Address: 0x26, Reset: 0x00, Name: DATA_FORMAT_SEL

Table 52. Bit Descriptions for DATA_FORMAT_SEL

Bits

Bit Name

Settings

Description

Reset

Access

DATA_FORMAT

Select binary or twos complement data format.

0x0

Input data in twos complement format.

Input data in binary format.

DATA_PAIRING

Indicate I/Q data pairing on data input.

0x0

I samples are paired with the next Q samples.

I samples are paired with the prior Q samples.

DATA_BUS_INVERT

Swap the bit order of the data input port. MSBs become the LSBs:

D[15:0] changes to D[0:15].

0x0

The order of the data bits corresponds to the pin descriptions in Table 9.

The order of the data bits is inverted.

DATA_BUS_WIDTH

Data interface mode. See the LVDS Input Data Ports section for

information about the operation of the different interface modes.

0x0

Word mode; 16-bit interface bus width.

Byte mode; 8-bit interface bus width.

DATAPATH CONTROL REGISTER

Address: 0x27, Reset: 0x00, Name: DATAPATH_CTRL

Table 53. Bit Descriptions for DATAPATH_CTRL

Bits

Bit Name

Settings

Description

Reset

Access

INVSINC_ENABLE

Enable the inverse sinc filter.

0x0

NCO_ENABLE

Enable the NCO.

0x0

IQ_GAIN_ADJ_DCOFFSET_ENABLE

Enable digital IQ gain adjustment and dc offset.

0x0

IQ_PHASE_ADJ_ENABLE

Enable digital IQ phase adjustment.

0x0

FS4_MODULATION_ENABLE

Enable fS/4 modulation function.

0x0

NCO_SIDEBAND_SEL

Selects the single-side NCO modulation image.

0x0

The NCO outputs the high-side image.

The NCO outputs the low-side image.

SEND_IDATA_TO_QDAC

Send the IDATA to the QDAC. When enabled, I data is sent

to both the IDAC and the QDAC. The Q data path still runs,

and the Q data is ignored.

0x0

INTERPOLATION CONTROL REGISTER

Address: 0x28, Reset: 0x00, Name: INTERPOLATION_CTRL

Table 54. Bit Descriptions for INTERPOLATION_CTRL

Bits

Bit Name

Settings

Description

Reset

Access

[1:0]

INTERPOLATION_MODE

Interpolation rate and mode selection.

0x0

2× Mode 1; use HB1 filter.

4× mode; use HB1 and HB2 filters.

8× mode; use all three filters (HB1, HB2, and HB3).

AD9142 Datasheet(PDF) 52 Page - Analog Devices

AD9142 Datasheet(HTML) 52 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL