| Electronic Components Datasheet Search |
|
AS260 Datasheet(PDF) 9 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AS260 Datasheet(HTML) 9 Page - ON Semiconductor |
|
9 / 45 page ![]() AR0260 DS Rev. G Pub. 4/15 EN 9 ©Semiconductor Components Industries, LLC,2015. AR0260: 1/6-Inch 1080P High-Definition (HD) Digital Image Sensor Functional Description Notes: 1. AGND and DGND are not connected internally. 2. To be left floating if not using feature. 3. Must always be connected even when not using MIPI. 4. The VDD and REG_FB pins must be connected together and have a 0.1F decoupling capacitor attached. 5. GPIO1 pin functions as CONFIG during power-on cycle. GPIO1 pin must be driven low during power-on cycle. GPIO1 pin should be either connected to DGND or needs pull-down resistor. Table 3: Pin Descriptions Name Type Description Note EXTCLK Input Input clock signal. RESET_BAR Input/PU Master reset signal, active LOW. This signal has an internal pull up. SCLK Input Two-wire serial interface clock. SDATA I/O Two-wire serial interface data. SADDR Input Selects device address for the two-wire serial interface. FRAME_VALID (FV) Output Identifies rows in the active image. LINE_VALID (LV) Output Identifies pixels in the active line. PIXCLK Output Pixel clock. DOUT[7:0] Output DOUT[7:0] for 8-bit image data output or DOUT[9:2] for 10-bit image data output. CLK_N Output Differential MIPI clock (sub-LVDS, negative). 2 CLK_P Output Differential MIPI clock (sub-LVDS, positive). 2 DATA_N Output Differential MIPI data (sub-LVDS, negative). 2 DATA_P Output Differential MIPI data (sub-LVDS, positive). 2 DATA_2N Output Differential MIPI data (sub-LVDS, negative). 2 DATA_2P Output Differential MIPI data (sub-LVDS, positive). 2 GPIO0 Input/Output General purpose input/output. GPIO1 Input/Output General purpose input/output. 5 GPIO2 Input/Output General purpose input/output. SHUTDOWN Input Low power shutdown control, active HIGH. TRST_BAR Input Must be tied to DGND in normal operation. VDD Supply Digital power. Must connect to REG_FB. 4 DGND Supply Digital ground. 1 VDD_IO Supply I/O power supply. VAA Supply Analog power. VAA_PIX Supply Analog pixel power. AGND Supply Analog ground. 1 VPP Supply Reserved. To be left floating in normal operation. REG_IN0 Supply Digital power. Must connect to VDD_PHY. REG_OUT Supply Digital power output. REG_FB Supply Digital power. Must connect to VDD.4 VDD_PHY Supply I/O power supply for the MIPI interface. Must connect to REG_IN0 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |