TMS320VC5416 datasheet(79/98 Pages) TI

79 / 98 page

www.ti.com

Bit(n-1)

(n-2)

(n-3)

BCLKR

BFSR (int)

BFSR (ext)

BDR

tw(BCKRXH)

tc(BCKRX)

tw(BCKRXL)

td(BCKRH-BFRV)

tsu(BFRH-BCKRL)

th(BCKRL-BFRH)

th(BCKRL-BDRV)

tsu(BDRV-BCKRL)

tr(BCKRX)

tf(BCKRX)

TMS320VC5416

Fixed-Point Digital Signal Processor

SPRS095O – MARCH 1999 – REVISED JANUARY 2005

Table 5-21. McBSP Transmit and Receive Switching Characteristics

(1)

5416-120

5416-160

PARAMETER

UNIT

MIN

MAX

tc(BCKRX)

Cycle time, BCLKR/X(2)

BCLKR/X int

4P(3)

tw(BCKRXH)

Pulse duration, BCLKR/X high(2)

BCLKR/X int

D – 1(4)

D + 1(4)

tw(BCKRXL)

Pulse duration, BCLKR/X low(2)

BCLKR/X int

C – 1(4)

C + 1(4)

BCLKR int

– 3

td(BCKRH-BFRV)

Delay time, BCLKR high to internal BFSR valid

BCLKR ext

BCLKX int

– 1

td(BCKXH-BFXV)

Delay time, BCLKX high to internal BFSX valid

BCLKX ext

BCLKX int

Disable time, BCLKX high to BDX high impedance following last data

tdis(BCKXH-BDXHZ)

bit of transfer

BCLKX ext

BCLKX int

– 1(5)

DXENA = 0

BCLKX ext

td(BCKXH-BDXV)

Delay time, BCLKX high to BDX valid

BCLKX int

– 1(5)

DXENA = 1

BCLKX ext

BFSX int

–1(5)

Delay time, BFSX high to BDX valid

td(BFXH-BDXV)

ONLY applies when in data delay 0 (XDATDLY = 00b) mode

BFSX ext

(1)

CLKRP = CLKXP = FSRP = FSXP = 0. If the polaritiy of any of the signals is inverted, then the timing references of that signal are also

inverted.

(2)

Note that in some cases, for example when driving another 54x device McBSP, maximum serial port clocking rates may not be

achievable at maximum CPU clock frequency due to transmitted data timings and corresponding receive timing requirements. A

separate detailed timing analysis should be performend for each specific McBSP interface.

(3)

P = 0.5 * processor clock.

(4)

T = BCLKRX period = (1 + CLKGDV) * 2P

C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even

D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 +1) * 2P when CLKGDV is even

(5)

Minimum delay times also represent minimum output hold times.

Figure 5-21. McBSP Receive Timings

Electrical Specifications

TMS320VC5416 Datasheet(PDF) 79 Page - Texas Instruments

TMS320VC5416 Datasheet(HTML) 79 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL