PC87393F datasheet(45/148 Pages) NSC

45 / 148 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.10.10 SuperI/O Configuration 9 Register (SIOCF9)

Location:

Index 29h

Type:

Varies per bit

Bit

43210

Name

Reserved

Module

Enable

Status

Valid Multi-

plier Clock

Status

Clock

Enable

SuperI/O Chip Clock

Source

Reset

00010

Bit

Description

7-5

Reserved

Module Enable Status. This bit defines the status of all the PC8739x modules with exception of the X-Bus. This

bit is read only.

0: All modules disabled

1: At least one module enabled

Valid Multiplier Clock Status. This bit is read only.

0: On-chip clock frozen

1: On-chip clock stable and toggling

Clock Enable. This bit enables the 48 and 24 MHz clock to the SuperI/O modules. When the SuperI/O chip

clock source is set to 48 MHz, this bit enables the path from the input CLKIN pin. When the clock source is set

to 32.768 KHz or 14.31818 MHz, this bit enables the clock multiplier.This is a read/write bit that is reset by

hardware reset only.

0: Clock disabled (default)

1: Clock enabled

1-0

SuperI/O Chip Clock Source. These bits define the clock source for the SuperI/O chip that is fed via the CLKIN

pin. On power-up (only), these bits are read or write and assume their default value. Once they are written, they

become read only bits.

Bits

Function

1 0

0 0

Clock source is 48 MHz

0 1

Clock source is the on-chip clock multiplier fed by 32.768 KHz

1 0

Clock source is the on-chip clock multiplier fed by 14.31818 MHz (default)

1 1

Reserved

PC87393F Datasheet(PDF) 45 Page - National Semiconductor (TI)

PC87393F Datasheet(HTML) 45 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL