Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PC87591L Datasheet(PDF) 233 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87591L
Description  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L Datasheet(HTML) 233 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 229Page - National Semiconductor (TI) PC87591L Datasheet HTML 230Page - National Semiconductor (TI) PC87591L Datasheet HTML 231Page - National Semiconductor (TI) PC87591L Datasheet HTML 232Page - National Semiconductor (TI) PC87591L Datasheet HTML 233Page - National Semiconductor (TI) PC87591L Datasheet HTML 234Page - National Semiconductor (TI) PC87591L Datasheet HTML 235Page - National Semiconductor (TI) PC87591L Datasheet HTML 236Page - National Semiconductor (TI) PC87591L Datasheet HTML 237Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 233 / 437 page
background image
Embedded Controller Modules (Continued)
Revision 1.07
233
www.national.com
Flash Memory Page Erase Time Register (FLPERASE)
The FLPERASE register controls the page erase pulse width. FLPERASE defaults to (0916) on reset.
Location: 00 F8D216
Type: R/W
Flash Memory Section Erase Time Register (FLSERASE)
The FLSERASE register controls the section erase pulse width. FLSERASE defaults to (0916) on reset.
Location: 00 F8D416
Type: R/W
Flash Memory End Time Register (FLEND)
The FLEND register controls the program/page erase end delay time. FLEND defaults to (1416) on reset.
Location: 00 F8D816
Type: R/W
Bit
76543210
Name
FTPER
Reset
00001001
Bit
Description
7-0
FTPER (Page Erase Pulse Width). This register should be configured based on the currently set core
frequency. See Table 33 on page 223 for details of required values.
Bit
76543210
Name
FTSER
Reset
00001001
Bit
Description
7-0
FTSER (Section Erase Pulse Width). This register should be configured based on the currently set core
frequency. See Table 33 on page 223 for details of required values.
Bit
76543210
Name
FTEND
Reset
00010100
Bit
Description
7-0
FTEND (End Delay Count). This register should be configured based on the currently set core frequency. See
Table 33 on page 223 for details of required values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com