Electronic Components Datasheet Search
  English  ▼

X  

AR0141CS Datasheet(PDF) 49 Page - ON Semiconductor

Part # AR0141CS
Description  1/4-Inch Digital Image Sensor
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0141CS Datasheet(HTML) 49 Page - ON Semiconductor

Back Button AR0141CS Datasheet HTML 45Page - ON Semiconductor AR0141CS Datasheet HTML 46Page - ON Semiconductor AR0141CS Datasheet HTML 47Page - ON Semiconductor AR0141CS Datasheet HTML 48Page - ON Semiconductor AR0141CS Datasheet HTML 49Page - ON Semiconductor AR0141CS Datasheet HTML 50Page - ON Semiconductor AR0141CS Datasheet HTML 51Page - ON Semiconductor AR0141CS Datasheet HTML 52Page - ON Semiconductor AR0141CS Datasheet HTML 53Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 64 page
background image
AR0141CS/D Rev. 6, 4/16 EN
49
©Semiconductor Components Industries, LLC, 2016.
AR0141CS: 1/4-Inch Digital Image Sensor
Electrical Specifications
Electrical Specifications
Unless otherwise stated, the following specifications apply under the following condi-
tions:
VDD = 1.8V – 0.10/+0.15; VDD_IO = VDD_PLL = VAA = VAA_PIX = 2.8V ± 0.3V;
VDD_SLVS = 0.4V – 0.1/+0.2; TA = -30°C to +85°C; output load = 10pF;
frequency = 74.25 MHz; HiSPi off.
Two-Wire Serial Register Interface
The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are
shown in Figure 44 and Table 18.
Figure 44:
Two-Wire Serial Bus Timing Parameters
Note:
Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register
address are issued.
Table 18:
Two-Wire Serial Bus Characteristics
fEXTCLK = 27 MHz; VDD = 1.8V; VDD_IO = 2.8V; VAA = 2.8V; VAA_PIX = 2.8V;
VDD_PLL = 2.8V; VDD_DAC = 2.8V; TA = 25°C
Parameter
Symbol
Standard Mode
Fast Mode
Unit
Min
Max
Min
Max
SCLK Clock Frequency
fSCL
0
100
0
400
kHz
Hold time (repeated) START condition
After this period, the first clock pulse is
generated
tHD;STA
4.0
-
0.6
-
s
LOW period of the SCLK clock
tLOW
4.7
-
1.3
-
s
HIGH period of the SCLK clock
tHIGH
4.0
-
0.6
-
s
Set-up time for a repeated START
condition
tSU;STA
4.7
-
0.6
-
S
Data hold time
tHD;DAT
04
3.455
06
0.95
s
Data set-up time
tSU;DAT
250
-
1006
-ns
Rise time of both SDATA and SCLK signals
tr
-
1000
20 + 0.1Cb7
300
ns
Fall time of both SDATA and SCLK signals
tf
-
300
20 + 0.1Cb7
300
ns
Set-up time for STOP condition
tSU;STO
4.0
-
0.6
-
s
Bus free time between a STOP and START
condition
tBUF
4.7
-
1.3
-
s
Capacitive load for each bus line
Cb
-
400
-
400
pF
S
Sr
tSU;STO
tSU;STA
tHD;STA
tHIGH
tLOW
tSU;DAT
tHD;DAT
tf
SDATA
SCLK
P
S
tBUF
tr
tf
tr
tHD;STA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com