AR0141CS datasheet(42/64 Pages) ONSEMI

42 / 64 page

AR0141CS/D Rev. 6, 4/16 EN

©Semiconductor Components Industries, LLC, 2016.

AR0141CS: 1/4-Inch Digital Image Sensor

Two-Wire Serial Register Interface

Single READ from Random Location

This sequence (Figure 34) starts with a dummy WRITE to the 16-bit address that is to be

used for the READ. The master terminates the WRITE by generating a restart condition.

The master then sends the 8-bit read slave address/data direction byte and clocks out

one byte of register data. The master terminates the READ by generating a no-acknowl-

edge bit followed by a stop condition. Figure 34 shows how the internal register address

maintained by the AR0141CS is loaded and incremented as the sequence proceeds.

Figure 34:

Single READ from Random Location

Single READ from Current Location

This sequence (Figure 35) performs a read using the current value of the AR0141CS

internal register address. The master terminates the READ by generating a no-acknowl-

edge bit followed by a stop condition. The figure shows two independent READ

sequences.

Figure 35:

Single READ from Current Location

S = start condition

P = stop condition

Sr = restart condition

A = acknowledge

A = no-acknowledge

slave to master

master to slave

Slave Address

A Reg Address[15:8]

Reg Address[7:0]

Slave Address

Read Data

Previous Reg Address, N

Reg Address, M

M+1

Slave Address

Read Data

Slave Address

Read Data

Previous Reg Address, N

Reg Address, N+1

N+2

AR0141CS Datasheet(PDF) 42 Page - ON Semiconductor

AR0141CS Datasheet(HTML) 42 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL