Electronic Components Datasheet Search
  English  ▼

X  

AR0141CS Datasheet(PDF) 21 Page - ON Semiconductor

Part # AR0141CS
Description  1/4-Inch Digital Image Sensor
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0141CS Datasheet(HTML) 21 Page - ON Semiconductor

Back Button AR0141CS Datasheet HTML 17Page - ON Semiconductor AR0141CS Datasheet HTML 18Page - ON Semiconductor AR0141CS Datasheet HTML 19Page - ON Semiconductor AR0141CS Datasheet HTML 20Page - ON Semiconductor AR0141CS Datasheet HTML 21Page - ON Semiconductor AR0141CS Datasheet HTML 22Page - ON Semiconductor AR0141CS Datasheet HTML 23Page - ON Semiconductor AR0141CS Datasheet HTML 24Page - ON Semiconductor AR0141CS Datasheet HTML 25Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 64 page
background image
AR0141CS/D Rev. 6, 4/16 EN
21
©Semiconductor Components Industries, LLC, 2016.
AR0141CS: 1/4-Inch Digital Image Sensor
Sensor PLL
Serial PLL Configuration
Figure 20:
PLL for the Serial Interface
The sensor will use op_sys_clk_div and op_pix_clk_div to configure the output clock per
lane (CLK_OP). The configuration will depend on the number of active lanes (1, 2, or 4)
configured. To configure the sensor protocol and number of lanes, refer to “Serial
Configuration” on page 16.
Configure the serial output so that it adheres to the following rules:
• The maximum data-rate per lane (FSERIAL) is 600Mbps/lane (HiSPi).
• Configure the output pixel rate per lane (CLK_OP) so that the sensor output pixel rate
matches the peak pixel rate (2 x CLK_PIX).
– 4-lane: 4 x CLK_OP = 2 x CLK_PIX = Pixel Rate (max: 148.5 Mpixel/s)
– 2-lane: 2 x CLK_OP = 2 x CLK_PIX = Pixel Rate (max: 74.25 Mpixel/s)
Table 8:
PLL Parameters for the Serial Interface
Parameter
Symbol
Min
Max
Unit
External Clock
EXTCLK
6
50
MHz
VCO Clock
FVCO
384
768
MHz
Readout Clock
CLK_PIX
74.25
Mpixel/s
Output Serial Data Rate Per Lane
FSERIAL
300 (HiSPi)
600 (HiSPi)
Mbps
Output Serial Clock Speed Per Lane
FSERIAL_CLK
150 (HiSPi)
350(HiSPi)
MHz
Table 9:
Example PLL Configurations for the Serial Interface
Parameter
4-lane
2-lane
Units
12-bit
12-bit
FVCO
445.5
445.5
MHz
vt_sys_clk_div
1
1
vt_pix_clk_div
6
12
op_sys_clk_div
1
1
F SERIAL
F VCO
F VCO
CLK_PIX
CLK_OP
EXTCLK
(6-50 MHz)
F SERIAL_CLK
1/2
pre_pll_clk_div
2 (1-64)
vt_pix_clk_div
6 (4-16)
vt_sys_clk_div
1 (1, 2, 4, 6, 8,
10, 12, 14, 16)
pll_multiplier
58 (32-384)
op_sys_clk_div
(default = 1)
op_pix_clk_div
12 (8, 10, 12, 14, 16)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com