AR0141CS datasheet(13/64 Pages) ONSEMI

13 / 64 page

AR0141CS/D Rev. 6, 4/16 EN

©Semiconductor Components Industries, LLC, 2016.

AR0141CS: 1/4-Inch Digital Image Sensor

Pixel Output Interfaces

High Speed Serial Pixel Data Interface

The High Speed Serial Pixel (HiSPi) interface uses four data lanes and one clock as

output.

•SLVSC_P

•SLVSC_N

•SLVS0_P

•SLVS0_N

•SLVS1_P

•SLVS1_N

•SLVS2_P

•SLVS2_N

•SLVS3_P

•SLVS3_N

The HiSPi interface supports three protocols, Streaming-S, Streaming-SP, and Packetized

SP. The streaming protocols conform to a standard video application where each line of

active or intra-frame blanking provided by the sensor is transmitted at the same length.

The Packetized SP protocol will transmit only the active data ignoring line-to-line and

frame-to-frame blanking data.

These protocols are further described in the High-Speed Serial Pixel (HiSPi) Interface

Protocol Specification V1.50.00.

The HiSPi interface building block is a unidirectional differential serial interface with

four data and one double data rate (DDR) clock lanes. One clock for every four serial

data lanes is provided for phase alignment across multiple lanes. Figure 9 shows the

configuration between the HiSPi transmitter and the receiver.

Figure 9:

HiSPi Transmitter and Receiver Interface Block Diagram

A camera containing

the HiSPi transmitter

A host (DSP) containing

the HiSPi receiver

Dp0

Dn0

Dp1

Dn1

Dp2

Dn2

Dp3

Dn3

Cp0

Cn0

PHY0

Dp0

Dn0

Dp1

Dn1

Dp2

Dn2

Dp3

Dn3

Cp0

Cn0

AR0141CS Datasheet(PDF) 13 Page - ON Semiconductor

AR0141CS Datasheet(HTML) 13 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL