| Electronic Components Datasheet Search |
|
DS2155 Datasheet(PDF) 172 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2155 Datasheet(HTML) 172 Page - Dallas Semiconductor |
|
172 / 262 page ![]() DS2156 172 of 262 The example in Figure 24-3 shows where the transmission of cells though the transmit interface is stopped by the ATM, as no PHY is ready to accept cells. Polling continues. Several clock cycles later one PHY gets ready to accept a cell. During the transmission pause, the UT-DATAx and UT-SOC can go into high-impedance state as shown. UT-ENB is held in deasserted state. When a PHY is found that is ready to accept a cell (PHY_N + 3 in this case), the address of this PHY must be applied again to select it. This is necessary because of the 2-clock polling cycle, where the PHY is detected at the clock edge #15. At this time, the address of PHY N + 3 is no longer on the bus and therefore must be applied again in the next clock cycle. PHY N + 3 is selected with clock edge #16. Figure 24-3. End and Restart of Cell at Transmit Interface N+1 1F N 1F N+3 1F N+2 1F N-1 N 1F N+3 1F N+3 1F N-2 1F N-3 1F N P45 P46 P47 P48 H1 H2 H3 H4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 UT-CLK UT-ADDRx UT-CLAV UT-ENB UT-DATAx UT-SOC CELL XMIT TO: PHY N PHY N+3 POLLING POLLING SELECTION N+1 N N+3 N+2 N-1 N+3 N+3 N-2 DETECTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |