| Electronic Components Datasheet Search |
|
PM5345 Datasheet(PDF) 77 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM5345 Datasheet(HTML) 77 Page - PMC-Sierra, Inc |
|
77 / 196 page ![]() PM5345 S/UNI-155 DATA SHEET PMC-930305 ISSUE 4 SATURN USER NETWORK INTERFACE PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 63 Register 0x00: S/UNI Master Reset and Identity Bit Type Function Default Bit 7 R/W RESET 0 Bit 6 R ID[6] 0 Bit 5 R ID[5] 0 Bit 4 R ID[4] 0 Bit 3 R ID[3] 0 Bit 2 R ID[2] 0 Bit 1 R ID[1] 0 Bit 0 R ID[0] 0 This register allows the revision of the S/UNI to be read by software permitting graceful migration to support for newer, feature enhanced versions of the S/UNI. It also provides software reset capability. ID[6:0]: The ID bits can be read to provide a binary S/UNI revision number. RESET: The RESET bit allows the S/UNI to be reset under software control. If the RESET bit is a logic one, the entire S/UNI is held in reset. This bit is not self- clearing. Therefore, a logic zero must be written to bring the S/UNI out of reset. Holding the S/UNI in a reset state places it into a low power, stand-by mode. A hardware reset clears the RESET bit, thus negating the software reset. Otherwise the effect of a software reset is equivalent to that of a hardware reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |