Electronic Components Datasheet Search
  English  ▼

X  

LAN89218 Datasheet(PDF) 125 Page - Microchip Technology

Part # LAN89218
Description  High-Performance Single-Chip 10/100 Ethernet Controller for Automotive Applications
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN89218 Datasheet(HTML) 125 Page - Microchip Technology

Back Button LAN89218 Datasheet HTML 121Page - Microchip Technology LAN89218 Datasheet HTML 122Page - Microchip Technology LAN89218 Datasheet HTML 123Page - Microchip Technology LAN89218 Datasheet HTML 124Page - Microchip Technology LAN89218 Datasheet HTML 125Page - Microchip Technology LAN89218 Datasheet HTML 126Page - Microchip Technology LAN89218 Datasheet HTML 127Page - Microchip Technology LAN89218 Datasheet HTML 128Page - Microchip Technology LAN89218 Datasheet HTML 129Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 148 page
background image
 2008-2015 Microchip Technology Inc.
DS60001255B-page 125
LAN89218
6.2
PIO Reads
PIO reads can be used to access CSRs or RX Data and RX/TX status FIFOs. In this mode, counters in the CSRs
are latched at the beginning of the read cycle. Read data is valid as indicated in the timing diagram. PIO reads can
be performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high
between cycles for the period specified.
PIO reads are supported for both 16- and 32-bit access. Timing for 16-bit and 32-bit PIO Read cycles is identical
with the exception that D[31:16] are not driven during a 16-bit read.
Note:
Some registers have restrictions on the timing of back-to-back, write-read and read-read cycles.
FIGURE 6-1:
PIO READ CYCLE TIMING
Note:
The “Data Bus” width is 32 bits with optional support for 16-bit bus widths.
TABLE 6-3:
PIO READ TIMING
Symbol
Description
Min.
Typ.
Max.
Unit
tcycle
Read Cycle Time
45
ns
tcsl
nCS, nRD Assertion Time
32
ns
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tasu
Address, END_SEL Setup to nCS, nRD Valid
0
ns
tah
Address, END_SEL Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
A PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS
and nRD are deasserted. They may be asserted and deasserted in any order.
tah
A[7:1], END_SEL
nCS, nRD
Data Bus
tasu
tcycle
tcsh
tcsl
tcsdv
tdon
tdoh
tdoff



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com