Electronic Components Datasheet Search
  English  ▼

X  

LAN89218 Datasheet(PDF) 127 Page - Microchip Technology

Part # LAN89218
Description  High-Performance Single-Chip 10/100 Ethernet Controller for Automotive Applications
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN89218 Datasheet(HTML) 127 Page - Microchip Technology

Back Button LAN89218 Datasheet HTML 123Page - Microchip Technology LAN89218 Datasheet HTML 124Page - Microchip Technology LAN89218 Datasheet HTML 125Page - Microchip Technology LAN89218 Datasheet HTML 126Page - Microchip Technology LAN89218 Datasheet HTML 127Page - Microchip Technology LAN89218 Datasheet HTML 128Page - Microchip Technology LAN89218 Datasheet HTML 129Page - Microchip Technology LAN89218 Datasheet HTML 130Page - Microchip Technology LAN89218 Datasheet HTML 131Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 148 page
background image
 2008-2015 Microchip Technology Inc.
DS60001255B-page 127
LAN89218
6.4
RX Data FIFO Direct PIO Reads
In this mode, the upper address inputs are not decoded and any read of the LAN89218 will read the RX Data FIFO.
This mode is enabled when FIFO_SEL is driven high during a read access. This is normally accomplished by
connecting the FIFO_SEL signal to high-order address line. This mode is useful when the host processor must
increment its address when accessing the LAN89218. Timing is identical to a PIO read, and the FIFO_SEL signal
has the same timing characteristics as the address lines.
Timing for 16-bit and 32-bit Direct PIO Read cycles is identical with the exception that D[31:16] is not driven during
a 16-bit read. Note that address lines A[2:1] are still used, and address bits A[7:3] are ignored.
FIGURE 6-3:
RX DATA FIFO DIRECT PIO READ CYCLE TIMING
Note:
The “Data Bus” width is 32 bits with optional support for 16-bit bus widths.
TABLE 6-5:
RX DATA FIFO DIRECT PIO READ TIMING
Symbol
Description
Min.
Typ.
Max.
Unit
tcycle
Read Cycle Time
45
ns
tcsl
nCS, nRD Assertion Time
32
ns
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tasu
Address, END_SEL, FIFO_SEL Setup to nCS, nRD Valid
0
ns
tah
Address, END_SEL, FIFO_SEL Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
An RX Data FIFO Direct PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends
when either or both nCS and nRD are de-asserted. They may be asserted and de-asserted in any order.
tah
A[2:1], END_SEL
nCS, nRD
Data Bus
FIFO_SEL
tasu
tcycle
tcsl
tcsh
tdoff
tcsdv
tdon
tdoh



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com