CS5530A datasheet(203/259 Pages) NSC

203 / 259 page

Revision 1.1

203

www.national.com

4.3.5

Video Controller Registers - Function 4

The register space for the video controller is divided into

two sections. The first section is used to configure the PCI

portion of the controller. A Base Address Register at F4

Index 10h (F4BAR) points to the base address of where

the second portion of the register space is located. The

second section contains the registers used by the video

controller to carry out video operations.

Table 4-22 shows the PCI header registers of F4. The

memory mapped registers accessed through F4BAR, and

showninTable 4-23, must be accessedusing DWORD

operations. When writing to one of these 32-bit registers,

all four bytes must be written.

If the F4 Video Configuration Trap bit (F0 Index 42h[1]) is

set, access to the PCI header registers causes an SMI.

Access through F4BAR is not affected by this bit.

Table 4-22. F4 Index xxh: PCI Header Registers for Video Controller Configuration

Bit

Description

Index 00h-01h

Vendor Identification Register (RO)

Reset Value = 1078h

Index 02h-03h

Device Identification Register (RO)

Reset Value = 0104h

Index 04h-05h

PCI Command Register (R/W)

Reset Value = 0000h

15:2

Reserved (Read Only)

Memory Space: Allow CS5530A to respond to memory cycles from the PCI bus. 0 = Disable; 1 = Enable.

This bit must be enabled to access memory offsets through F4BAR (F4 Index 10h).

Reserved (Read Only)

Index 06h-07h

PCI Status Register (RO)

Reset Value = 0280h

Index 08h

Device Revision ID Register (RO)

Reset Value = 00h

Index 09h-0Bh

PCI Class Code Register (RO)

Reset Value = 030000h

Index 0Ch

PCI Cache Line Size Register (RO)

Reset Value = 00h

Index 0Dh

PCI Latency Timer Register (RO)

Reset Value = 00h

Index 0Eh

PCI Header Type (RO)

Reset Value = 00h

Index 0Fh

PCI BIST Register (RO)

Reset Value = 00h

Index 10h-13h

Base Address Register - F4BAR (R/W)

Reset Value = 00000000h

This register sets the base address of the memory mapped video controller registers. Bits [11:0] are read only (0000 0000 0000),

indicating a 4 KB memory address range. Refer to Table 4-23 for the video controller register bit formats and reset values.

31:12

Video Controller and Clock Control Base I/O Address

11:0

Address Range (Read Only)

Index 14h-3Fh

Reserved

Reset Value = 00h

Index 40h-FFh

Reserved

Reset Value = xxh

CS5530A Datasheet(PDF) 203 Page - National Semiconductor (TI)

CS5530A Datasheet(HTML) 203 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL